Modeling power consumption in arithmetic operators - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Microelectronic Engineering Année : 1997

Modeling power consumption in arithmetic operators

Résumé

The authors first address the following issues: why a voltage transition causes power dissipation, what causes a transition, what are useful and redundant transitions, how information redundancy may reduce the number of transitions, how to make information redundant by adding dependant bits, how to statistically measure the average number of transitions (or activity) and reduce it through redundancy. Then they concentrate on addition and answer the following questions: how to compute the average activity using statistics, how to model activity in the simplest adder: the carry ripple adder, how to extend the model to carry select adder, to carry lookahead adder and finally how to make adders redundant.

Dates et versions

hal-00014715 , version 1 (29-11-2005)

Identifiants

Citer

A. Guyot, S.J. Abou-Samra. Modeling power consumption in arithmetic operators. Microelectronic Engineering, 1997, Dec. ; 39(1-4), pp.245-53. ⟨10.1016/S0167-9317(97)00179-2⟩. ⟨hal-00014715⟩

Collections

UGA CNRS TIMA
38 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More