TAST profiler and low energy asynchronous design methodology - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2004

TAST profiler and low energy asynchronous design methodology

Résumé

In this paper, we present a tool for estimating the activity of asynchronous circuit specifications. This tool is well suited for monitoring how and where the activity is spread in a circuit. The quality and the precision of the results allow the designer to perform optimizations early in the design flow in order to improve the energy consumption and the speed of asynchronous circuits. Based on the TAST profiler, an energy optimization methodology is defined, focusing on micro-architecture decomposition, choice structures unbalancing and channels splitting. All these techniques are illustrated using an example.
Fichier non déposé

Dates et versions

hal-00009569 , version 1 (06-10-2005)

Identifiants

  • HAL Id : hal-00009569 , version 1

Citer

K. Slimani, Y. Remond, G. Sicard, Marc Renaudin. TAST profiler and low energy asynchronous design methodology. Integrated-Circuit-and-System-Design.-Power-and-Timing-Modeling,-Optimization-and-Simulation.-14th-International-Workshop,-PATMOS-2004.-Proceedings-, 2004, Santorini, Greece. pp.268-77. ⟨hal-00009569⟩

Collections

UGA CNRS TIMA
420 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More