TAST profiler and low energy asynchronous design methodology
Résumé
In this paper, we present a tool for estimating the activity of asynchronous circuit specifications. This tool is well suited for monitoring how and where the activity is spread in a circuit. The quality and the precision of the results allow the designer to perform optimizations early in the design flow in order to improve the energy consumption and the speed of asynchronous circuits. Based on the TAST profiler, an energy optimization methodology is defined, focusing on micro-architecture decomposition, choice structures unbalancing and channels splitting. All these techniques are illustrated using an example.