A loop-based scheduling algorithm for hardware description languages - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Parallel Processing Letters Année : 1994

A loop-based scheduling algorithm for hardware description languages

Résumé

The paper presents dynamic loop scheduling (DLS), a loop-based algorithm that can efficiently schedule large, control-flow dominated designs. It compares favourably with results produced for traditional path-based approaches and at the same time requires much less overhead to implement. The high-performance of DLS is due mainly to the inclusion of loop feedback edges in the control-flow graph and the interruption of the path generation on the fly. The latter eliminates the generation of false paths thereby avoiding the path explosion problem.
Fichier non déposé

Dates et versions

hal-00008148 , version 1 (23-08-2005)

Identifiants

  • HAL Id : hal-00008148 , version 1

Citer

M. Rahmouni, K. O'Brien, A.A. Jerraya. A loop-based scheduling algorithm for hardware description languages. Parallel Processing Letters, 1994, Volume 4(3), pp.351-364. ⟨hal-00008148⟩

Collections

UGA CNRS TIMA
156 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More