Using abstract CPU subsystem simulation model for high level HW/SW architecture exploration

A. Bouchhima (1) , I. Bacivarov (1) , W. Youssef (1) , M. Bonaciu (1) , A.A. Jerraya (1)

1 TIMA - Techniques de l'Informatique et de la Microélectronique pour l'Architecture des systèmes intégrés

Current and future SoC will contain an increasing number of heterogeneous multiprocessor subsystems combined with a complex communication architecture to meet flexibility, performance and cost constraints. The early validation of such complex MP-SoC architectures is a key enabler to manage this complexity and thus to enhance design productivity. In this paper, we descibe an abstract, high level CPU sybsystem model that captures the specificities of such MP-SoC architectures, along with a timed co-simulation environment to perform early exploration of the entire HW/SW design. The model is based on the Hardware Abstraction Layer (HAL) concept allowing the validation of complex applications written on top of real-life operating systems. Experimentation with a MPEG4 application proves the interest of the proposed methodology.

Mots clés: HW/SW architecture

Domaines: Micro et nanotechnologies/Microélectronique

A. Bouchhima, I. Bacivarov, W. Youssef, M. Bonaciu, A.A. Jerraya. Using abstract CPU subsystem simulation model for high level HW/SW architecture exploration. Asia South Pacific Design Automation Conference (ASP-DAC 2005), Jan 2005, Shangai, China. pp.969-72, ⟨10.1109/ASPDAC.2005.1466501⟩. ⟨hal-00005754⟩