, Silicon-on-Insulator Technology: Materials to VLSI, 1991.
DOI : 10.1007/978-1-4419-9106-5
, A 0.2-??m, 1.8-V, SOI, 550-MHZ, 64-b PowerPC microprocessor with copper interconnects, IEEE Journal of Solid-State Circuits, vol.34, issue.11, pp.1430-1435, 1999.
DOI : 10.1109/4.799846
, Fully-depleted soi cmos technology for low-voltage low power mixed digital/analog/microwave circuits, Analog Integrated Circuits and Signal Processing, vol.21, issue.3, pp.213-228, 1999.
DOI : 10.1023/A:1008321919587
, A SOI CMOS Smart High-Temperature Sensor, 2007 IEEE International SOI Conference, pp.111-112, 2007.
DOI : 10.1109/SOI.2007.4357877
, Etude des potentialités des technologies CMOS-SOI partiellement désertées pour des applications radiofréquence, Thèse de l'Institut de Microélectronique, d'Electromagnétisme et de Photonique de Grenoble, 2003.
, History effect characterization in PD-SOI CMOS gates, IEEE International SOI Conference SOI-02, pp.63-63, 2002.
DOI : 10.1109/SOI.2002.1044417
, History dependence of non-fully depleted (NFD) digital SOI circuits, 1996 Symposium on VLSI Technology. Digest of Technical Papers, p.122, 1996.
DOI : 10.1109/VLSIT.1996.507817
, Advanced SOI Technology for RF Applications, IEEE International SOI Conference short course, 2007.
, SOI technology for the GHz era, IBM Journal of Research and Development, vol.46, issue.23, 2002.
, Ultralow-voltage MTCMOS/SOI Circuits for Battery-less Mobile System, IEICE Trans. Electron, issue.4, pp.437-447, 2004.
, Characterization and Modeling of SOI RF Integrated components Catholic University of Louvain Thesis, 2003.
, A charge-sheet model of the MOSFET, Solid States Electronics, pp.345-355, 1978.
DOI : 10.1016/0038-1101(78)90264-2
, A 50nm depleted-substrate CMOS transistor (DST), IEDM Tech. Digest, pp.2911-2914, 2001.
, An accurate model of thin film SOI-MOSFET breakdown voltage, International Electron Devices Meeting 1991 [Technical Digest], pp.671-674, 1991.
DOI : 10.1109/IEDM.1991.235333
, Millimeter wave design with 65 nm LP SOI HR CMOS technology, 2007 IEEE International SOI Conference, pp.123-124, 2007.
DOI : 10.1109/SOI.2007.4357883
URL : https://hal.archives-ouvertes.fr/hal-00284028
, A high-performance CMOS-SOI antenna switch for the 2.5-5 GHz band, IEEE Journal of Solid-State Circuits, vol.38, issue.7, 2003.
DOI : 10.1109/JSSC.2003.813289
, SOI CMOS Technology with 360GHz fT NFET, 260 GHz fT PFET, and Record Circuit Performance for Millimeter-Wave Digital and Analog System-on-Chip Applications, Symposium on VLSI Technology Digest of Technical Papers, pp.54-55, 2007.
, Technology Scaling and Device Design for 350 GHz RF Performance in a 45nm Bulk CMOS Process, Symposium on VLSI Technology Digest of Technical Papers, pp.56-57, 2007.
, Record RF Performance of sub-46nm Lgate NFETs in Microprocessor SOI CMOS Technologies, IEDM Technical Dig, 2005.
, A 243 GHz fT and 208GHz fmax, 90-nm SOI CMOS SoC Technology With Low Power mmWave Digital and RF Circuit Capability, IEEE TED, vol.52, issue.7, 2005.
, A 243 GHz fT and 208 GHz fmax, 90-nm SOI CMOS SoC Technology with Low Power Millimeter-Wave Digital and RF Circuit Capability, Symposium on VLSI Technology Digest of Technical Papers, pp.98-99, 2004.
, 65nm HR SOI CMOS Technology: emergence of Millimeter-Wave SoC, RFIC Symposium, pp.555-556, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00284030
, State of the art 200GHz passive components and circuits integrated in advanced thin SOI CMOS technology on High Resistivity substrate, IEEE International SOI Conference, pp.121-122, 2006.
URL : https://hal.archives-ouvertes.fr/hal-00147881
, Is SOI CMOS a promising Technology for SOCs in High Frequency range ?, Proc. 207th ECS, pp.331-344, 2005.
, What are the limiting parameters of deep-submicron MOSFETs for high frequency applications?, IEEE Electron Device Letters, vol.24, issue.3, p.3, 2003.
DOI : 10.1109/LED.2003.809525
URL : https://hal.archives-ouvertes.fr/hal-00145984
, 90nm SOI-CMOS of 150 GHz fmax and 0.8dB NFmin @6GHz for SOC, IEEE International SOI Conference, pp.153-154, 2002.
, A Silicon RFCMOS SOI Technology for Integrated Cellular/WLAN RF TX Modules, 2007 IEEE/MTT-S International Microwave Symposium, pp.445-448, 2007.
DOI : 10.1109/MWSYM.2007.380484
, 0.13m CMOS SOI SP6T antenna switch for multi-standard handsets, Silicon Monolithic Integrated Circuits in RF Systems, 2006.
, Integrated Inductors in HR SOI CMOS technologies: on the economic advantage of SOI technologies for the integration of RF applications, 2007 IEEE International SOI Conference, pp.119-120, 2007.
DOI : 10.1109/SOI.2007.4357881
, 1.8dB insertion loss 200GHz CPW band pass filter integrated in HR SOI CMOS Technology, IEEE MTT-S, pp.453-456, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00284029
, 80 GHz low noise amplifiers in 65nm CMOS SOI, ESSCIRC 2007, 33rd European Solid-State Circuits Conference, pp.348-351, 2007.
DOI : 10.1109/ESSCIRC.2007.4430315
URL : https://hal.archives-ouvertes.fr/hal-00284027
, A 0.13m SOI CMOS Technology for Low-Power Digital and RF Applications, Symposium on VLSI Technology Digest of Technical Papers, 2001.
, High Voltage Devices added to a 0.13m High Resistivity Thin SOI CMOS Process for Mixed Analog-RF Circuits, IEEE Int. SOI Conf, pp.171-173, 2005.
, Propriétés Hyperfréquences et de Bruit de MOSFETs sur substrat Massif et SOI jusq'au noeud technologique 65 nm, 2005.
, Characterization and modeling of SOI RF integrated components, 2003.
, Operation and modeling of the MOS transistor, 1987.
, Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio, IEEE Journal of Solid-State Circuits, vol.42, issue.5, 2007.
DOI : 10.1109/JSSC.2007.894325
, What are the limiting parameters of deep-submicron MOSFETs for high frequency applications?, IEEE Electron Device Letters, vol.24, issue.3, pp.189-191, 2003.
DOI : 10.1109/LED.2003.809525
URL : https://hal.archives-ouvertes.fr/hal-00145984
, Advanced SOI Technology for RF Applications, IEEE International SOI Conference short course, 2007.
, Noise in Solid State Devices and Circuits, 1986.
, Impact of floating-body effect on RF performances of SOI MOSFET, Proceeding of the 29th European Solid-State Device Research Conference, pp.204-207, 1999.
, Noise associated with distributed resistance of MOSFET gate structures in integrated circuits, IEEE Transactions on Electron Devices, vol.31, issue.10, 1984.
DOI : 10.1109/T-ED.1984.21741
, Distributed substrate resistance noise in fine-line NMOSFET, IEEE On Electron Devices, vol.31, 1985.
, Noise contribution of the body resistance in partially-depleted SOI MOSFETs, IEEE Transactions on Electron Devices, vol.45, issue.5, 1998.
DOI : 10.1109/16.669519
, A 1.5-V, 1.5-GHz CMOS low noise amplifier, IEEE Journal of Solid-State Circuits, vol.32, issue.5, pp.745-759, 1997.
DOI : 10.1109/4.568846
URL : https://hal.archives-ouvertes.fr/hal-01239808
, Signal and Noise Properties of Gallium Arsenide Microwave Field-Effect Transistors, Advances in Electronics and Electron Physics, pp.661-662, 1975.
DOI : 10.1016/S0065-2539(08)61205-6
, Noise modeling and measurement techniques (HEMTs), IEEE Transactions on Microwave Theory and Techniques, vol.36, issue.1, 1988.
DOI : 10.1109/22.3475
, Impact of Distributed gate resistance on the performance of MOSFET's, IEEE Proceed. of ESSDERC, 2001.
, Impact of Downscaling on High-Frequency Noise Performance of Bulk and SOI MOSFETs, IEEE Transactions on Electron Devices, vol.51, issue.10, pp.1605-1612, 2004.
DOI : 10.1109/TED.2004.834902
URL : https://hal.archives-ouvertes.fr/hal-00133871
, Future perspective and scaling down roadmap for RF CMOS, Symposium on VLSI Circuits Digest of Technical Papers, pp.165-166, 1999.
, High frequency Noise of SOI MOSFETs: Performances and limitations " , presented at proceeding of SPIE Noise in devices and circuits 3, pp.58-102, 2005.
, Modeling of noise parameters of MESFETs and MODFETs and their frequency and temperature dependence, IEEE Transactions on Microwave Theory and Techniques, vol.37, issue.9, pp.1340-1350, 1989.
DOI : 10.1109/22.32217
, High-frequency four noise parameters of silicon-on-insulator-based technology MOSFET for the design of low-noise RF integrated circuits, IEEE Transactions on Electron Devices, vol.46, issue.8, pp.1733-1741, 1999.
DOI : 10.1109/16.777164
, Microscopic noise modeling and macroscopic noise models: how good a connection? [FETs], IEEE Transactions on Electron Devices, vol.41, issue.5, pp.779-786, 1994.
DOI : 10.1109/16.285031
, Evaluation de la technologie CMOS SOI Haute-Résistivité pour applications RF jusqu'en bande millimétrique, 2006.
, Influence of gate offset spacer width on SOI MOSFETs HF properties, Digest of Papers. 2005 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2005., pp.18-20, 2006.
DOI : 10.1109/SMIC.2005.1587911
URL : https://hal.archives-ouvertes.fr/hal-00126800
, Etude et perspective des transistors à hétérostructures AlInAs/GaInAs de longueur de grille inférieure à 100nm et conception de circuits integers en bande G, 2003.
, Technology Scaling and Device Design for 350 GHz RF Performance in a 45nm Bulk CMOS Process " , Symposium on VLSI Technology Digest of Technical Papers A 0.13m SOI CMOS technology for low-power digital and RF applications, Symposium on VLSI Technology Digest of Technical Papers, pp.56-57, 2001.
, A 185GHz fmax SOI DTMOS with a new metallic overlay-gate for low power RF applications, IEDM Technocal Dig, 2001.
, 90nm SOI-CMOS of 150 GHz fmax and 0.8dB NFmin @6GHz for SOC, IEEE International SOI Conference, pp.153-154, 2002.
, A 243 GHz fT and 208 GHz fmax, 90-nm SOI CMOS SoC Technology with Low Power Millimeter-Wave Digital and RF Circuit Capability, Symposium on VLSI Technology Digest of Technical Papers, pp.98-99, 2004.
, Record RF Performance of sub-46nm L gate NFETs in Microprocessor SOI CMOS Technologies " in IEDM Technical Dig, 2005.
, A 65nm CMOS SOC Technology Featuring Strained Silicon Transistors for RF Applications " in IEDM Technical Dig, 2006.
, SOI CMOS Technology with 360GHz f T NFET, 260 GHz f T PFET, and Record Circuit Performance for Millimeter-Wave Digital and Analog System-on-Chip Applications, Symposium on VLSI Technology Digest of Technical Papers, pp.54-55, 2007.
, Technology Scaling and Device Design for 350 GHz RF Performance in a 45nm Bulk CMOS Process, 2007 IEEE Symposium on VLSI Technology, pp.56-57, 2007.
DOI : 10.1109/VLSIT.2007.4339725
, BSIM3SOI v1.3 Manual, 1998.
, MOSFET RF Characterization Using Bulk and SOI CMOS Technologies, 2007.
, Nanotopography effects on chemical mechanical polishing for shallow trench isolation, 2000 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop. ASMC 2000 (Cat. No.00CH37072), pp.425-432, 2000.
DOI : 10.1109/ASMC.2000.902623
, Etude de faisabilité de circuits pour systèmes de communication en bande millimétrique, en technologie BiCMOS SiGeC 0,13 m, 2005.
, The Design, Modeling and Optimization of On-Chip Inductor and Transformer Circuits, 1999.
, Characterization and Modeling of SOI RF Integrated components Catholic University of Louvain Thesis, 2003.
, Is CMOS a Promising Technology for SoCs in High Frequency Range?, 12th Int Symp Silicon On Insulator, 2005.
, An innovative modelization of loss mechanism in silicon integrated inductors, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.46, issue.12, pp.1453-1460, 1999.
DOI : 10.1109/82.809531
, Integrated Inductors in HR SOI CMOS technologies: on the economic advantage of SOI technologies for the integration of RF applications, 2007 IEEE International SOI Conference, pp.119-120, 2007.
DOI : 10.1109/SOI.2007.4357881
, 30-100-GHz inductors and transformers for millimeter-wave (Bi)CMOS integrated circuits, Microwave Theory and Techniques, pp.123-133, 2005.
DOI : 10.1109/TMTT.2004.839329
, RF CMOS on high-resistivity substrates for system-on-chip applications, IEEE Transactions on Electron Devices, vol.50, issue.3, pp.567-576, 2003.
DOI : 10.1109/TED.2003.810470
, Advanced SOI Technology for RF Applications, IEEE International SOI Conference workshop, 2007.
, 3-dimensional vertical parallel plate capacitors in an SOI CMOS technology for integrated RF circuits, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408), pp.12-14, 2003.
DOI : 10.1109/VLSIC.2003.1221153
, Vertical-Ground-Plane Transmission Lines for Miniaturized Silicon-Based MMICs IEEE Radio Frequency Integrated Circuits SymposiumState of the art 200 GHz passive components and circuits integrated in advanced thin SOI CMOS technology on High Resistivity substrate, International SOI Conference, pp.563-566, 2006.
, 65 nm RFCMOS technologies with bulk and HR SOI substrate for millimeter wave passives and circuits characterized up to 220 GHZ Microwave Symposium Digest, IEEE MTT-S International, pp.1927-1930, 2006.
, A calibrated lumped-element de-embedding technique for on-wafer RF characterization of high-quality inductors and high-speed transistors, IEEE Transactions on Electron Devices, vol.50, issue.3, pp.822-829, 2003.
DOI : 10.1109/TED.2003.811396
, Physics-based closed-form inductance expression for compact modeling of integrated spiral inductors, IEEE Journal of Solid-State Circuits, vol.37, issue.1, 2002.
DOI : 10.1109/4.974547
, CPW and discontinuities modeling for circuit design up to 110GHz in SOI CMOS technology, IEEE Radio Frequency Integrated Circuits Symposium, pp.295-298, 2007.
, The design of CMOS radio-frequency integrated circuits, 1998.
DOI : 10.1017/CBO9780511817281
, Characteristics of coplanar transmission lines on multilayer substrates: modeling and experiments Microwave Theory and Techniques, IEEE Transactions on, vol.45, issue.6, pp.939-945, 1997.
, Open and short circuits in coplanar MMIC's," Microwave Theory and Techniques, IEEE Transactions on, vol.41, issue.9, pp.1534-1537, 1993.
, Circuits intégrés monolithiques en technologie coplanaire pour applications de réception jusque 110 GHz, thèse de l'université de Lille 1, 1999.
, On wafer de-embedding for SiGe/BiCMOS/RFCMOS transmission line interconnect characterization, Proceedings of the IEEE 2004 International Interconnect Technology Conference (IEEE Cat. No.04TH8729), pp.166-168, 2004.
DOI : 10.1109/IITC.2004.1345728
, Design for millimeter-wave applications in silicon technologies, ESSCIRC 2007, 33rd European Solid-State Circuits Conference, 2007.
DOI : 10.1109/ESSCIRC.2007.4430343
URL : https://hal.archives-ouvertes.fr/hal-00585589
, Partially depleted CMOS SOI technology for low power RF applications, EGAAS 2005, pp.101-104, 2005.
, Quasi-TEM model for coplanar waveguide on silicon, Electrical Performance of Electronic Packaging, pp.225-228, 1997.
DOI : 10.1109/EPEP.1997.634076
, Quasi-TEM description of MMIC coplanar lines including conductor-loss effects, Microwave Theory and Techniques, pp.45-52, 1993.
DOI : 10.1109/22.210228
, Design for millimeter-wave applications in silicon technologies, ESSCIRC 2007, 33rd European Solid-State Circuits Conference, pp.464-471, 2007.
DOI : 10.1109/ESSCIRC.2007.4430343
URL : https://hal.archives-ouvertes.fr/hal-00585589
, 80 GHz low noise amplifiers in 65nm CMOS SOI, ESSCIRC 2007, 33rd European Solid-State Circuits Conference, pp.348-351, 2007.
DOI : 10.1109/ESSCIRC.2007.4430315
URL : https://hal.archives-ouvertes.fr/hal-00284027
, 60 GHz Integrated Circuits and Wireless Systems, ESSCIRC2006 Wireless Communications Workshop: " 1Gbit/s+ wireless communications at 60GHz and beyond, 2006.
, 26???42 GHz SOI CMOS Low Noise Amplifier, IEEE Journal of Solid-State Circuits, vol.39, issue.3, pp.522-528, 2004.
DOI : 10.1109/JSSC.2003.822895
, 77 GHz Automotive Radar Receiver Front-end inSiGe:C BiCMOS Technology, European Solid State Circuits Conference ESSCIRC, pp.18-22, 2006.
, A 40GHz Superheterodyne Receiver Integrated in 0.13m BiCMOS SiGe:C HBT Technology, IEEE BCTM Tech. Dig, pp.10-13, 2005.
URL : https://hal.archives-ouvertes.fr/hal-00125902
, Solid-State Circuits Conference, Digest of Technical Papers. ISSCC, vol.1, pp.440-538, 2004.
, A miniature V-band 3-stage cascade. LNA in 0.13m CMOS, Solid-State Circuits Conference, pp.1254-1263, 2006.
, Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio, IEEE Journal of Solid-State Circuits, vol.42, issue.5, 2007.
DOI : 10.1109/JSSC.2007.894325
, Low-Power mm-Wave Components up to 104GHz in 90nm CMOS " , Solid-State Circuits Conference, Digest of Technical Papers. ISSCC, pp.200-597, 2007.
, A millimeter-Wave Power Amplifier with 25dB Power Gain and +8dBm Satured Output Power, European Solid State Circuits Conference ESSCIRC, pp.276-279, 2007.
, Millimeter-wave amplifiers in 65-nm CMOS, ESSCIRC 2007, 33rd European Solid-State Circuits Conference, pp.280-283, 2007.
DOI : 10.1109/ESSCIRC.2007.4430298
, A 24-GHz CMOS Front-End, IEEE Journal of Solid-State Circuits, vol.39, issue.2, 2004.
DOI : 10.1109/JSSC.2003.821783
, A 60-GHz down-converting CMOS single-gate mixer, RFIC) Symposium, 2005. Digest of Papers. 2005 IEEE Radio Frequency integrated Circuits, pp.163-166, 2005.
DOI : 10.1109/RFIC.2005.1489619
, Fully integrated 60-GHz single-ended resistive mixer in 90-nm CMOS technology, IEEE Microwave and Wireless Components Letters, vol.16, issue.1, pp.25-27, 2006.
DOI : 10.1109/LMWC.2005.861354
, A 9???31-GHz Subharmonic Passive Mixer in 90-nm CMOS Technology, IEEE Journal of Solid-State Circuits, vol.41, issue.10, 2006.
DOI : 10.1109/JSSC.2006.881551
, 26.5-30-GHz resistive mixer in 90-nm VLSI SOI CMOS technology with high linearity for WLAN, IEEE Transactions on Microwave Theory and Techniques, vol.53, issue.8, 2005.
DOI : 10.1109/TMTT.2005.852762
, V-band balanced resistive mixer in 65-nm CMOS, ESSCIRC 2007, 33rd European Solid-State Circuits Conference, pp.360-363, 2007.
DOI : 10.1109/ESSCIRC.2007.4430318
, Conception d'un mélangeur pour applications à 60GHz " , rapport de stage de fin d'étude, école polytechnique de Nice-Sophia Antipolis, 2007.
, The S-probe-a new, cost-effective, 4-gamma method for evaluating multi-stage amplifier stability, 1992 IEEE Microwave Symposium Digest MTT-S, pp.829-832, 1992.
DOI : 10.1109/MWSYM.1992.188116
, Foundations for Microwave Engineering, IEEE press, 2001.
DOI : 10.1109/9780470544662
, Optimized MOS topology on CMOS process for millimeter wave design, 2007.
, Theoretical and experimental study of various types of compensated dielectric bridges for millimeter-wave coplanar applications, IEEE Transactions on Microwave Theory and Techniques, vol.48, issue.1, pp.152-156, 2000.
DOI : 10.1109/22.817484
, 80 GHz Low Noise Amplifiers in 65nm CMOS SOI, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00284027
, Millimeter wave design with 65 nm LP SOI HR CMOS technology, IEEE SOI International Conference, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00284028
, Design for Millimeter-wave Applications in Silicon Technologies (Session Invited) " , ESSCIRC 2007, 20 dBm CMOS class AB power amplifier design for low cost 2 GHz-2.45 GHz consumer applications in a 0.13 m technology, 2005.
, 65 nm HR SOI CMOS Technology: emergence of Millimeter-Wave SoC, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00284030
, 1.8 dB insertion loss 200 GHz CPW band pass filter integrated in HR SOI CMOS Technology, 2007.
URL : https://hal.archives-ouvertes.fr/in2p3-01346182
, Optimized MOS topology on CMOS process for millimeter wave design, p.7157371, 2007.