R. Torrance and D. James, The state-of-the-art in semiconductor reverse engineering, Proc. IEEE/ACM Design Automation Conference, pp.333-338, 2011.

B. Lippmann, M. Werner, N. Unverricht, A. Singla, P. Egger et al., Integrated flow for reverse engineering of nanoscale technologies, Proc. Asia and South Pacific Design Automation Conference, pp.82-89, 2019.

M. Rostami, F. Koushanfar, and R. Karri, A primer on hardware security: Models, methods, and metrics, Proceedings of the IEEE, vol.102, issue.8, pp.1283-1295, 2014.

U. Guin, K. Huang, D. Dimase, J. M. Carulli, M. Tehranipoor et al., Counterfeit integrated circuits: A rising threat in the global semiconductor supply chain, Proceedings of the IEEE, vol.102, issue.8, pp.1207-1228, 2014.

B. Colombier and L. Bossuet, Survey of hardware protection of design data for integrated circuits and intellectual properties, IET Computers & Digital Techniques, vol.8, issue.6, pp.274-287, 2014.
URL : https://hal.archives-ouvertes.fr/ujm-01180551

A. Vijayakumar, V. C. Patil, D. E. Holcomb, C. Paar, and S. Kundu, Physical design obfuscation of hardware: A comprehensive investigation of device and logic-level techniques, IEEE Transactions on Information Forensics and Security, vol.12, issue.1, pp.64-77, 2017.

K. Shamsi, M. Li, K. Plaks, S. Fazzari, D. Z. Pan et al., IP protection and supply chain security through logic obfuscation: A systematic overview, ACM Transactions on Design Automation of Electronic Systems, vol.24, issue.6, p.36, 2019.

M. Yasin, J. Rajendran, and O. Sinanoglu, Trustworthy Hardware Design: Combinational Logic Locking Techniques, 2020.

I. Polian, Security Aspects of Analog and Mixed-Signal Circuits, Proc. IEEE International Mixed-Signal Testing Workshop, 2016.

A. Antonopoulos, C. Kapatsori, and Y. Makris, Trusted analog/mixedsignal/RF ICs: A survey and a perspective, IEEE Design & Test, vol.34, issue.6, pp.63-76, 2017.

M. M. Alam, S. Chowdhury, B. Park, D. Munzer, N. Maghari et al., Challenges and Opportunities in Analog and Mixed Signal (AMS) Integrated Circuit (IC) Security, Journal of Hardware and Systems Security, vol.2, issue.1, pp.15-32, 2018.

R. P. Cocchi, J. P. Baukus, L. W. Chow, and B. J. Wang, Circuit camouflage integration for hardware IP protection, Proc. IEEE/ACM Design Automation Conference, 2014.

S. Chen, J. Chen, D. Forte, J. Di, M. Tehranipoor et al., Chiplevel anti-reverse engineering using transformable interconnects, Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, pp.109-114, 2015.

J. Rajendran, M. Sam, O. Sinanoglu, and R. Karri, Security analysis of integrated circuit camouflaging, Proc. ACM Conference on Computer and Communications Security, pp.709-720, 2013.

S. Patnaik, M. Ashraf, J. Knechtel, and O. Sinanoglu, Obfuscating the interconnects: Low-cost and resilient full-chip layout camouflaging, Proc. IEEE/ACM International Conference on Computer-Aided Design, pp.41-48, 2017.

D. H. Hoe, J. Rajendran, and R. Karri, Towards secure analog designs: A secure sense amplifier using memristors, Proc. IEEE Computer Society Annual Symposium on VLSI, 2014.

V. V. Rao and I. Savidis, Protecting analog circuits with parameter biasing obfuscation, Proc. IEEE Latin American Test Symposium, 2017.

J. Wang, C. Shi, A. Sanabria-borbon, E. Sánchez-sinencio, and J. Hu, Thwarting analog IC piracy via combinational locking, Proc. IEEE International Test Conference, 2017.

G. Volanis, Y. Lu, S. Govinda, R. Nimmalapudi, A. Antonopoulos et al., Analog performance locking through neural network-based biasing, Proc. IEEE VLSI Test Symposium, 2019.

N. G. Jayasankaran, A. Sanabria-borbon, A. Abuellil, E. Sánchez-sinencio, J. Hu et al., Breaking analog locking techniques via satisfiability modulo theories, Proc. IEEE International Test Conference, 2019.

N. G. Jayasankaran, A. S. Borbon, E. Sanchez-sinencio, J. Hu, and J. Rajendran, Towards provably-secure analog and mixed-signal locking against overproduction, Proc. IEEE/ACM International Conference on Computer-Aided Design, 2018.

S. Nimmalapudi, G. Volanis, Y. Lu, A. Antonopoulos, A. Marshall et al., Range-controlled floating-gate transistors: A unified solution for unlocking and calibrating analog ICs, Proc. Design, Automation and Test in Europe Conference, 2020.

M. Elshamy, A. Sayed, M. Louërat, A. Rhouni, H. Aboushady et al., Securing programmable analog ICs against piracy, Proc. Design, Automation and Test in Europe Conference, 2020.
URL : https://hal.archives-ouvertes.fr/hal-02384389

J. Leonhard, M. Yasin, S. Turk, M. Nabeel, M. Louërat et al., MixLock: Securing mixed-signal circuits via logic locking, Proc. Design, Automation & Test in Europe Conference, 2019.
URL : https://hal.archives-ouvertes.fr/hal-02094516

J. Leonhard, M. Louërat, H. Aboushady, O. Sinanoglu, and H. Stratigopoulos, Mixed-signal hardware security using MixLock: Demonstration in an audio application, International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, 2019.
URL : https://hal.archives-ouvertes.fr/hal-02164937

K. Juretus, V. Rao, and I. Savidis, Securing analog mixedsignal integrated circuits through shared dependencies, Proc. ACM Great Lakes Symposium on VLSI, 2019.

A. Ash-saki and S. Ghosh, How multi-threshold designs can protect analog IPs, Proc. IEEE International Conference on Computer Design, pp.464-471, 2018.

Y. Tsividis, Mixed Analog-Digital VLSI Devices and Technology, 2002.

M. E. Massad, S. Garg, and M. Tripunitara, Integrated circuit (IC) decamouflaging: Reverse engineering camouflaged ICs within minutes, Proc. Network and Distributed System Security Symposium, 2015.

C. Yu, X. Zhang, D. Liu, M. Ciesielski, and D. Holcomb, Incremental SAT-based reverse engineering of camouflaged logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.36, issue.10, pp.1647-1659, 2017.

D. M. Binkley, C. E. Hopper, S. D. Tucker, B. C. Moss, J. M. Rochelle et al., A CAD methodology for optimizing transistor current and sizing in analog CMOS design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.22, issue.2, pp.225-237, 2003.

W. Daems, G. Gielen, and W. Sansen, Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.22, issue.5, pp.517-534, 2003.

B. Liu, Y. Wang, Z. Yu, L. Liu, M. Li et al., Analog circuit optimization system based on hybrid evolutionary algorithms, Integration, vol.42, issue.2, pp.137-148, 2009.

T. Mcconaghy, P. Palmers, P. Gao, M. Steyaert, and G. Gielen, Variation-Aware Analog Structural Synthesis, 2009.

T. Y. Zhou, H. Liu, D. Zhou, and T. Tarim, A fast analog circuit analysis algorithm for design modification and verification, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.30, issue.2, pp.308-313, 2011.

A. Malak, Y. Li, R. Iskander, F. Durbin, F. Javid et al., Fast multidimensional optimization of analog circuits initiated by monodimensional global peano explorations, Integr. VLSI J, vol.48, issue.C, pp.198-212, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01195956

Y. Li, Y. Wang, Y. Li, R. Zhou, and Z. Lin, An artificial neural network assisted optimization system for analog design space exploration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019.

H. E. Graeb, Analog Layout Synthesis: A Survey of Topological Approaches, 2011.

N. Lourenço, R. Martins, A. Canelas, R. Póvoa, and N. Horta, AIDA: Layout-aware analog circuit-level sizing with in-loop layout generation, Integration, vol.55, pp.316-329, 2016.

H. Ou, K. Tseng, J. Liu, I. Wu, and Y. Chang, Layout-dependent effects-aware analytical analog placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.35, issue.8, pp.1243-1254, 2016.

A. Sayed, T. Badran, M. Louërat, and H. Aboushady,

, GHz tunable RF ?? ADC with a fixed set of coefficients and a programmable loop delay, IEEE Transactions on Circuits and Systems -II: Express Briefs, 2020.

J. Leonhard, He was a working student and wrote his Bachelor thesis with Intel Mobile Communication, Munich. For his Master Thesis he worked together with Infineon Technologies, Munich. Since 2017 he is a PhD candidate at LIP6 Laboratory, His research topics include hardware security and design for trust for analog and mixed-signal circuits, 2016.

, Louërat's research interest is electronic design automation methods and tools for analogue and mixed-signal circuits and systems. Most of her research activities have been supported by contracts, through academic and industrial cooperative projects in the framework of the FP7, Eureka/MEDEA, Catrene, Penta, and H2020 Projects. She published papers on static timing analysis, analogue and AMS design automation, analogue-to-digital converters, AMS system modelling and simulation, and test and security of AMS circuits and systems. She is a member of the AMS Working Group of Accellera Systems Initiative and contributed to standardize the AMS extension of SystemC since 2010, Marie-Minerve Louërat received the M.Sc. degree in Electrical Engineering and the Ph.D. degree from Université Paris Sud, 1983.

H. Aboushady, ;. Itesm, and M. Guadalajara, During the academic year 2012-2013, he was on a sabbatical leave at the Ecole Polytechnique, LIPCM laboratory, working on the design of analog circuits using organic electronics. His research interests include Sigma-Delta modulation, Analog/RF circuit design, Analog-to-Digital and Digital-to-Analog conversion, as well as security in Analog and Mixed-Signal circuits. He is the author and co-author of more than 70 publications in these areas, He is the recipient of the 2004 best paper award in the IEEE Design Automation and Test in Europe Conference, as well as the recipient and the co-recipient of the 2nd and the 3rd best student paper awards of the IEEE Midwest Symposium on Circuits and Systems in 2000 and 2003, respectively. Dr. Aboushady is an IEEE-CAS distinguished lecturer and a member of the IEEE Circuits and Systems for Communications Committee (CASCOM). He also served as an Associate Editor of the IEEE Transactions on Circuits And Systems -II: Express Briefs, 1996.

-. G. Haralampos and . Stratigopoulos, His main research interests are in the areas of design-for-test for analog, mixedsignal, RF circuits and systems, machine learning, hardware security, and neuromorphic computing, IEEE International Conference on Computer-Aided Design (ICCAD), IEEE European Test Symposium (ETS), IEEE International Test Conference (ITC), IEEE VLSI Test Symposium (VTS), and several others international conferences. He has served as an Associate Editor of IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Circuits and Systems I: Regular Papers, 2006.