An FPGA 2D-convolution unit based on the CAPH language, Journal of Real-Time Image Processing, vol.34, pp.1-15, 2015. ,
DOI : 10.1007/s11554-010-0185-2
Real-time Feature Tracking on an Embedded Vision Sensor for Small Vision-guided Unmanned Vehicles, 2007 International Symposium on Computational Intelligence in Robotics and Automation, pp.55-60, 2007. ,
DOI : 10.1109/CIRA.2007.382882
Surf: Speeded up robust features. Computer vision?ECCV, pp.404-417, 2006. ,
DOI : 10.1007/11744023_32
DreamCam: A modular FPGA-based smart camera architecture, Journal of Systems Architecture, vol.60, issue.6, pp.519-527, 2014. ,
DOI : 10.1016/j.sysarc.2014.01.006
URL : https://hal.archives-ouvertes.fr/hal-01625648
BRIEF: Binary Robust Independent Elementary Features, Computer Vision?ECCV 2010, pp.778-792, 2010. ,
DOI : 10.1007/978-3-642-15561-1_56
URL : http://cvlab.epfl.ch/publications/publications/2010/LepetitF10.pdf
Real-time tracking of non-rigid objects using mean shift, Proceedings IEEE Conference on Computer Vision and Pattern Recognition. CVPR 2000 (Cat. No.PR00662), pp.142-149, 2000. ,
DOI : 10.1109/CVPR.2000.854761
The Architecture of an Embedded Smart Camera for Intelligent Inspection and Surveillance, Progress in Automation, Robotics and Measuring Techniques, pp.43-52 ,
DOI : 10.1007/978-3-319-15796-2_5
A High-Performance FPGA-Based Image Feature Detector and Matcher Based on the FAST and BRIEF Algorithms, International Journal of Advanced Robotic Systems, vol.1, issue.1, p.12141, 2015. ,
DOI : 10.1109/ICIP.2002.1038171
W/sup 4/: real-time surveillance of people and their activities, IEEE Transactions on Pattern Analysis and Machine Intelligence, vol.22, issue.8, pp.809-830, 2010. ,
DOI : 10.1109/34.868683
A Combined Corner and Edge Detector, Procedings of the Alvey Vision Conference 1988, pp.10-5244, 1988. ,
DOI : 10.5244/C.2.23
URL : http://www.bmva.org/bmvc/1988/avc-88-023.pdf
A new non-restoring square root algorithm and its vlsi implementations, Computer Design: VLSI in Computers and Processors, 1996. ICCD'96. Proceedings., 1996 IEEE International Conference on, pp.538-544, 1996. ,
Distinctive Image Features from Scale-Invariant Keypoints, International Journal of Computer Vision, vol.60, issue.2, pp.91-110, 2004. ,
DOI : 10.1023/B:VISI.0000029664.99615.94
URL : http://www.cs.ubc.ca/~lowe/papers/ijcv03.ps
An iterative image registration technique with an application to stereo vision, 1981. ,
An fpga stereo matching unit based on fuzzy logic, Microprocessors and Microsystems, vol.42, pp.87-99, 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-01627651
Machine learning for high-speed corner detection. Computer vision?ECCV, pp.430-443, 2006. ,
DOI : 10.1007/11744023_34
URL : http://mi.eng.cam.ac.uk/~er258/work/rosten_2006_machine.ps.gz
ORB: An efficient alternative to SIFT or SURF, 2011 International Conference on Computer Vision, pp.2564-2571, 2011. ,
DOI : 10.1109/ICCV.2011.6126544
Gpu-based video feature tracking and matching, EDGE, Workshop on Edge Computing Using New Commodity Architectures, p.4321, 2006. ,
A benchmark for the evaluation of RGB-D SLAM systems, 2012 IEEE/RSJ International Conference on Intelligent Robots and Systems, pp.573-580, 2012. ,
DOI : 10.1109/IROS.2012.6385773
Transform-based methods for stereo matching and dense depth estimation, 2012. ,
Fpga implementation of a feature detection and tracking algorithm for real-time applications Advances in Visual Computing, pp.682-691, 2007. ,
Detection and tracking of point features, 1991. ,
FPGA???DSP co-processing for feature tracking in smart video sensors, Journal of Real-Time Image Processing, vol.30, issue.11, pp.751-767, 2016. ,
DOI : 10.1016/j.micpro.2006.03.004
FPGA accelerator for real-time SIFT matching with RANSAC support, Microprocessors and Microsystems, vol.49, pp.105-116, 2017. ,
DOI : 10.1016/j.micpro.2016.11.011
A FPGA-based architecture for real-time image matching, MIPPR 2013: Parallel Processing of Images and Optimization and Medical Imaging Processing, pp.892003-892003, 2013. ,
DOI : 10.1117/12.2031050
Orb feature extraction and matching in hardware, Proceedings of the Australasian Conference on Robotics and Automation, the Australian National University, pp.2-4, 2015. ,
An architecture of optimised SIFT feature detection for an FPGA implementation of an image matcher, 2009 International Conference on Field-Programmable Technology, pp.30-37, 2009. ,
DOI : 10.1109/FPT.2009.5377651