A. Danowitz, K. Kelley, J. Mao, J. P. Stevenson, and M. Horowitz, CPU DB, Communications of the ACM, vol.55, issue.4, pp.10-1027, 2012.
DOI : 10.1145/2133806.2133822

J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, The impact of technology scaling on lifetime reliability, International Conference on Dependable Systems and Networks, 2004, pp.177-186, 2004.
DOI : 10.1109/DSN.2004.1311888

D. Bhaduri, S. Shukla, P. Graham, and M. Gokhale, Comparing Reliability-Redundancy Tradeoffs for Two von Neumann Multiplexing Architectures, IEEE Transactions On Nanotechnology, vol.6, issue.3, pp.265-279, 2007.
DOI : 10.1109/TNANO.2007.891504

C. Winstead, Y. Luo, E. Monzon, and A. Tejeda, An Error Correction Method for Binary and Multiple-Valued Logic, 2011 41st IEEE International Symposium on Multiple-Valued Logic, pp.105-110, 2011.
DOI : 10.1109/ISMVL.2011.52

B. Shim, S. R. Sridhara, and N. R. Shanbhag, Reliable low-power digital signal processing via reduced precision redundancy, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.497-510, 2004.

V. Gherman, S. Evain, M. Cartron, N. Seymour, and Y. Bonhomme, System-level hardware-based protection of memories against soft-errors, 2009 Design, Automation & Test in Europe Conference & Exhibition, pp.1222-1225, 2009.
DOI : 10.1109/DATE.2009.5090849

A. Ejlali, B. M. Al-hashimi, P. Rosinger, and S. G. Miremadi, Joint consideration of fault-tolerance, energyefficiency and performance in on-chip networks, Design , Automation Test in Europe Conference Exhibition, pp.7-8, 2007.

M. Nicolaidis, Time redundancy based soft-error tolerance to rescue nanometer technologies, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146), 1999.
DOI : 10.1109/VTEST.1999.766651
URL : https://hal.archives-ouvertes.fr/hal-00013764

M. M. Hafidhi, E. Boutillon, and C. Winstead, Reducing the impact of internal upsets inside the correlation process in GPS Receivers, 2015 Conference on Design and Architectures for Signal and Image Processing (DASIP), pp.2015-2016
DOI : 10.1109/DASIP.2015.7367264
URL : https://hal.archives-ouvertes.fr/hal-01211180

Y. Tang, E. Boutillon, C. Jgo, and M. Jzquel, Hardware efficiency versus error probability in unreliable computation, 2011 IEEE Workshop on Signal Processing Systems (SiPS), pp.168-173, 2011.
DOI : 10.1109/SiPS.2011.6088969
URL : https://hal.archives-ouvertes.fr/hal-00663410