FPGA DESIGN FOR H.264/AVC ENCODER

Ahmed Ben Atitallah (1) , Hassen Loukil (1) , Nouri Masmoudi (1)

1 LETI - Laboratoire d'électronique et des technologies de l'Information [Sfax]

In this paper, we describe an FPGA H.264/AVC encoder architecture performing at real-time. To reduce the critical path length and to increase throughput, the encoder uses a parallel and pipeline architecture and all modules have been optimized with respect the area cost. Our design is described in VHDL and synthesized to Altera Stratix III FPGA. The throughput of the FPGA architecture reaches a processing rate higher than 177 million of pixels per second at 130 MHz, permitting its use in H.264/AVC standard directed to HDTV.

Mots clés: H.264/AVC; Video coding; VHDL; FPGA architecture

Domaines: Micro et nanotechnologies/Microélectronique

Ahmed Ben Atitallah, Hassen Loukil, Nouri Masmoudi. FPGA DESIGN FOR H.264/AVC ENCODER. International Journal of Computer Science Engineering and Applications, 2011, 1 (5), pp.141-160. ⟨hal-01304519⟩