HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

A System On Chip Dedicated To Pipeline Neighborhood Processing For Mathematical Morphology

Abstract : This paper describes a system on chip for image processing. It is based on a pipe-line of neighborhood processors named SPoC and is controlled by a general purpose processor. Each SPoC are connected one to the other through a reconfigurable data path to get more adaptability and their structure exploits temporal and spatial parallelism to speed up computations and minimize memory transfers. Two applications, a motion detection algorithm and a licence plate extraction, are presented to show performances in terms of speed, embeddability and re-usability of the SoC. Comparisons with many architectures such as digital signal processors, workstations or embedded SIMD processors are made to benchmark the platform and prove the originality and the strength of our solution.
Document type :
Conference papers
Complete list of metadata

Cited literature [9 references]  Display  Hide  Download

Contributor : Bibliothèque Mines Paristech Connect in order to contact the contributor
Submitted on : Thursday, June 6, 2013 - 9:15:05 AM
Last modification on : Wednesday, November 17, 2021 - 12:27:09 PM
Long-term archiving on: : Saturday, September 7, 2013 - 4:09:03 AM


Files produced by the author(s)


  • HAL Id : hal-00830910, version 1


Christophe Clienti, Serge Beucher, Michel Bilodeau. A System On Chip Dedicated To Pipeline Neighborhood Processing For Mathematical Morphology. 16th European Signal Processing Conference (EUSIPCO 2008), Aug 2008, Lausanne, Switzerland. 5 p. ⟨hal-00830910⟩



Record views


Files downloads