B. Razavi, Design of Analog CMOS Integrated Circuits, 2000.

R. Naiknaware, Automated Hierarchical CMOS Analog Circuit Stack Generation with Intramodule Connectivity and Matching Considerations, J. Solid-State Circuits, vol.34, issue.3, pp.304-317, 1999.
DOI : 10.1109/jssc.1999.748181

D. Andriukaitis, LOCOS CMOS process simulation, 28th International Conference on Information Technology Interfaces, 2006., pp.489-494, 2006.
DOI : 10.1109/ITI.2006.1708530

W. L. Goh, A comprehensive geometrical and biasing analysis for latchup in 0.18-µm CoSI 2 STI CMOS structure, pp.2109-2114, 2004.

M. Ranjan, Fast, layout-inclusive analog circuit synthesis using pre-compiled parasitic-aware symbolic performance models, Proceedings Design, Automation and Test in Europe Conference and Exhibition, pp.604-609, 2004.
DOI : 10.1109/DATE.2004.1268911
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.131.3976

V. Joshi, Stress aware layout optimization, Proceedings of the 2008 international symposium on Physical design , ISPD '08, pp.168-174, 2008.
DOI : 10.1145/1353629.1353666

D. Stefanovic, M. Kayal, M. Pastre, and V. B. Litovski, Procedural analog design (PAD) tool, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings., p.313, 2003.
DOI : 10.1109/ISQED.2003.1194751
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.409.2261

L. Lewyn and N. Williams, Is a New Paradigm for Nanoscale Analog CMOS Design Needed?, Proceedings of the IEEE, pp.3-6, 2011.
DOI : 10.1109/JPROC.2010.2083810

N. Jangkrajarng, S. Bhattacharya, R. Hartono, and C. J. Shi, IPRAIL???intellectual property reuse-based analog IC layout automation, Integration, the VLSI Journal, vol.36, issue.4, pp.237-262, 2003.
DOI : 10.1016/j.vlsi.2003.08.004
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.578.862

R. Castro-lopez, O. Guerra, E. Roca, and F. Fernandez, An Integrated Layout-Synthesis Approach for Analog ICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.27, issue.7, pp.1179-1189, 2008.
DOI : 10.1109/TCAD.2008.923417
URL : https://digital.csic.es/bitstream/10261/86355/1/accesoRestringido.pdf

T. Massier, H. Graeb, and U. Schlichtmann, The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis, Computer-Aided Design of Integrated Circuits and Systems, pp.2209-2222, 2008.
DOI : 10.1109/TCAD.2008.2006143

F. Javid, R. Iskander, and M. Louërat, Simulation-based hierarchical sizing and biasing of analog firm IPs, 2009 IEEE Behavioral Modeling and Simulation Workshop, pp.43-48, 2009.
DOI : 10.1109/BMAS.2009.5338891
URL : https://hal.archives-ouvertes.fr/hal-01295108

W. Liu, MOSFET Models for SPICE Simulation including BSIM3v3 and BSIM4, 2001.
DOI : 10.1109/9780470547182

L. Yang, Simulation of Layout-Dependent STI Stress and Its Impact on Circuit Performance, 2009 International Conference on Simulation of Semiconductor Processes and Devices, pp.281-284, 2009.
DOI : 10.1109/SISPAD.2009.5290196

H. Tsuno, Advanced Analysis and Modeling of MOSFET Characteristic Fluctuation Caused by Layout Variation, 2007 IEEE Symposium on VLSI Technology, pp.204-205, 2007.
DOI : 10.1109/VLSIT.2007.4339693

V. Moroz, The Impact of Layout on Stress-Enhanced Transistor Performance, 2005 International Conference On Simulation of Semiconductor Processes and Devices, pp.143-146, 2005.
DOI : 10.1109/SISPAD.2005.201493