R. G. Gallager, Low-density parity-check codes, IEEE Transactions on Information Theory, vol.8, issue.1, pp.21-28, 1962.
DOI : 10.1109/TIT.1962.1057683

C. Berrou, A. Glavieux, and P. Thitimajshima, Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1, Proceedings of ICC '93, IEEE International Conference on Communications, pp.23-26, 1993.
DOI : 10.1109/ICC.1993.397441

A. Darabiha, A. C. Carusone, and F. R. Kschischang, A 3.3-Gbps bit-serial block-interlaced min-sum LDPC decoder in 0.13-um CMOS, IEEE conference on custom integrated circuits, p.7, 2007.

R. Pyndiah, A. Glavieux, A. Picart, and S. Jacq, Near optimum decoding of product codes, 1994 IEEE GLOBECOM. Communications: The Global Bridge, p.94, 1994.
DOI : 10.1109/GLOCOM.1994.513494

T. Mizuochi, K. Kubo, H. Yoshida, H. Fujita, H. Tagami et al., Next generation FEC for optical transmission systems, OFC 2003 Optical Fiber Communications Conference, 2003., 2003.
DOI : 10.1109/OFC.2003.315927

T. Mizuochi, K. Ouchi, T. Kobayashi, Y. Miyata, K. Kuno et al., Experimental demonstration of net coding gain of 10.1 dB using 12.4 Gb/s block turbo code with 3-bit soft decision, OFC 2003 Optical Fiber Communications Conference, 2003., pp.23-28, 2003.
DOI : 10.1109/OFC.2003.316077

C. Leroux, C. Jego, P. Adde, and M. Jezequel, A highly parallel Turbo Product Code decoder without interleaving resource, 2008 IEEE Workshop on Signal Processing Systems, 2008.
DOI : 10.1109/SIPS.2008.4671728
URL : https://hal.archives-ouvertes.fr/hal-00538606

O. Muller, A. Baghdadi, and M. Jezequel, Exploring Parallel Processing Levels for Convolutional Turbo Decoding, 2006 2nd International Conference on Information & Communication Technologies, pp.24-28, 2006.
DOI : 10.1109/ICTTA.2006.1684774
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.224.3811

P. Elias, Error-free Coding, Transactions of the IRE Professional Group on Information Theory, vol.4, issue.4, pp.29-37, 1954.
DOI : 10.1109/TIT.1954.1057464

R. L. Bidan, C. Leroux, C. Jego, P. Adde, and R. Pyndiah, Reed-Solomon Turbo Product Codes for Optical Communications: From Code Optimization to Decoder Design, EURASIP Journal on Wireless Communications and Networking, vol.6, issue.2, pp.909-912, 2008.
DOI : 10.1109/T-C.1975.224157
URL : https://hal.archives-ouvertes.fr/hal-00573272

J. G. Forney, Generalized minimum distance decoding, IEEE Transactions on Information Theory, vol.12, issue.2, pp.12-125, 1966.
DOI : 10.1109/TIT.1966.1053873

P. Adde, R. Pyndiah, and O. Raoul, Performance and complexity of block turbo decoder circuits, Proceedings of Third International Conference on Electronics, Circuits, and Systems, pp.13-16, 1996.
DOI : 10.1109/ICECS.1996.582746

D. Chase, Class of algorithms for decoding block codes with channel measurement information, IEEE Transactions on Information Theory, vol.18, issue.1, pp.170-182, 1972.
DOI : 10.1109/TIT.1972.1054746

C. Leroux, C. Jego, P. Adde, and M. Jezequel, Towards Gb/s turbo decoding of product code onto an FPGA device, 2007 IEEE International Symposium on Circuits and Systems, pp.909-912, 2007.
DOI : 10.1109/ISCAS.2007.378073
URL : https://hal.archives-ouvertes.fr/hal-00538609

P. Adde and R. Pyndiah, Recent simplifications and improvements in block turbo codes, 2nd international symposium on turbo codes & related topics, pp.133-136, 2000.

Z. Chi and K. Parhi, High speed VLSI architecture design for block turbo decoder, IEEE international symposium on circuits and systems, pp.901-904, 2002.

C. Jego, P. Adde, and C. Leroux, Full-parallel architecture for turbo decoding of product codes, Electronics Letters, vol.42, issue.18, pp.55-56, 2006.
DOI : 10.1049/el:20062168
URL : https://hal.archives-ouvertes.fr/hal-00538604

J. Cuevas, P. Adde, S. Kerouedan, and R. Pyndiah, New architecture for high data rate turbo decoding of product codes, Global Telecommunications Conference, 2002. GLOBECOM '02. IEEE, pp.17-21, 2002.
DOI : 10.1109/GLOCOM.2002.1188421

E. Piriou, C. Jego, P. Adde, L. Bidan, R. Jezequel et al., Efficient architecture for Reed Solomon block turbo code, 2006 IEEE International Symposium on Circuits and Systems, pp.21-24, 2006.
DOI : 10.1109/ISCAS.2006.1693426

C. Leroux, C. Jego, P. Adde, and M. Jezequel, High-throughput Block Turbo Decoding: From Full-parallel Architecture to FPGA Prototyping, Journal of Signal Processing Systems, vol.24, issue.12, pp.349-361, 2009.
DOI : 10.1007/s11265-008-0316-1
URL : https://hal.archives-ouvertes.fr/hal-00573268

S. G. Akl, Parallel sorting algorithms, 1985.

E. R. Berlekamp, Algebraic coding theory, revised edition, 1984.

J. L. Massey, Shift-register synthesis and BCH decoding, IEEE Transactions on Information Theory, vol.15, issue.1, pp.122-127, 1969.
DOI : 10.1109/TIT.1969.1054260

H. Yamagishi and M. Noda, High throughput hardware architecture for (1440,1344) low-density parity-check code utilizing quasi-cyclic structure, 5th international symposium on turbo codes and related topics, pp.78-83, 2008.