Towards Gb/s turbo decoding of product code onto an FPGA device - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2007

Towards Gb/s turbo decoding of product code onto an FPGA device

Résumé

This paper presents the implementation, on an FPGA device of an ultra high rate block turbo code decoder. First, a complexity analysis of the elementary decoder leads to a low complexity decoder architecture (area divided by 2) for a negligible performance degradation. The resulting turbo decoder is implemented on a Xilinx Virtex II-Pro FPGA in a communication experimental setup. Based on an innovative architecture which enables the memory blocks between all half-iterations to be removed and clocked at only 37.5 MHz, the turbo decoder processes input data at 600Mb/s. The component code is an extended Bose, Ray-Chaudhuri, Hocquenghem (eBCH(16,11)) code. Ultra high-speed block turbo decoder architectures meet the demand for even higher data rates and open up new opportunities for the next generations of communication systems such as fiber optic transmission.
Fichier principal
Vignette du fichier
ISCAS_07_final.pdf (71.88 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00538609 , version 1 (22-11-2010)

Identifiants

Citer

Camille Leroux, Christophe Jego, Patrick Adde, Michel Jezequel. Towards Gb/s turbo decoding of product code onto an FPGA device. Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on, May 2007, New Orleans, United States. pp.909 -912, ⟨10.1109/ISCAS.2007.378073⟩. ⟨hal-00538609⟩
374 Consultations
312 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More