. Systemc, . C. Clk-systemc, ]. N. Systemc, P. Banerjee, K. Vellanki et al., A power and performance model for network-onchip architectures, Design, Automation and Test in Europe Conference (DATE'04), 2004.

M. Bolado, H. Posadas, J. Castillo1, P. Huerta1, P. Sánchez1 et al., Platform based on open-source cores for industrial applications, Proceedings Design, Automation and Test in Europe Conference and Exhibition, 2004.
DOI : 10.1109/DATE.2004.1269026

V. Chandras, A. Xu, H. Schmit, and L. Pileggi, An interconnect channel design methodology for high performance integrated circuits, Proceedings Design, Automation and Test in Europe Conference and Exhibition, 2004.
DOI : 10.1109/DATE.2004.1269045

S. Derrien, A. C. Guillou, P. Quinton, T. Risset, and C. Wagner, Automatic synthesis of efficient interfaces for compiled regular, Internationnal Samos Workshop on Systems, Architectures, Modeling and Simulation (Samos), 2002.

A. Fraboulet, T. Risset, and A. Scherrer, Cycle Accurate Simulation Model Generation for SoC Prototyping, 2004.
DOI : 10.1007/978-3-540-27776-7_47
URL : https://hal.archives-ouvertes.fr/hal-00399647

A. Guillou, P. Quinton, T. Risset, C. Wagner, and D. Massicotte, High level design of digital filters in mobile communications, 2001.

J. Horstmannshoff, T. Grotker, and H. Meyr, Mapping multirate dataflow to complex RT level hardware models, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors, pp.283-293, 1997.
DOI : 10.1109/ASAP.1997.606834

B. Hounsell and R. Taylor, Co-processor synthesis: a new methodology for embedded software acceleration, Proceedings Design, Automation and Test in Europe Conference and Exhibition, 2004.
DOI : 10.1109/DATE.2004.1268929

H. Jang, M. Kang, M. Lee, K. Chae, K. Lee et al., High-level system modeling and architecture exploration with systemc on a network SoC: S3C2510 case study, Design, Automation and Test in Europe Conference (DATE'04), 2004.

H. Jung, K. Lee, and S. Ha, Efficient hardware controller synthesis for synchronous dataflow graph in system level design, ISSS, pp.79-84, 2000.

B. Kienhuis, E. Rijpkema, and E. Deprettere, Compaan, Proceedings of the eighth international workshop on Hardware/software codesign , CODES '00, 2000.
DOI : 10.1145/334012.334015

E. Lee, Overview of the ptolemy project, 1999.

M. Loghiy, F. Angiolini, D. Bertozzi, L. Benini, and R. Zafalon, Analyzing on-chip communication in a MPSoC environment, Proceedings Design, Automation and Test in Europe Conference and Exhibition, 2004.
DOI : 10.1109/DATE.2004.1268966

D. G. Pérez, G. Mouchard, and O. Temam, A new optimized implementation of the SystemC engine using acyclic scheduling, Proceedings Design, Automation and Test in Europe Conference and Exhibition, 2004.
DOI : 10.1109/DATE.2004.1268903

F. Pétrot, D. Hommais, and A. Greiner, A simulation environment for core based embedded systems, Proceedings of 1997 SCS Simulation Multiconference, pp.86-91, 1997.
DOI : 10.1109/SIMSYM.1997.586495

R. Schreiber, High-Level Synthesis of Non Programmable Hardware Accelerators, IEEE International Conference on Application-specific Systems, Architectures and Processors, 2000.

O. Sentieys, J. Diguet, and J. Philippe, Gaut: a high level synthesis tool dedicated to real time signal processing application, EURO-DAC, 2000.

C. Shin, Y. Kim, E. Chung, K. Choi, J. Kong et al., Fast exploration of parameterized bus architecture for communication-centric SoC design, Design, Automation and Test in Europe Conference (DATE'04), 2004.

V. D. Silva, S. Ramesh, and A. Sowmya, Synchronous protocol automata: A framework for modelling and verification of SoC communication architectures, Design, Automation and Test in Europe Conference (DATE'04), 2004.

M. Williamson, Synthesis of parallel hardware implementations from synchronous dataflow graph specifications, Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers, 1998.
DOI : 10.1109/ACSSC.1996.599166