Skip to Main content Skip to Navigation
Conference papers

Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies

Abstract : Operating frequency of a pipelined circuit is determined by the delay of the slowest pipeline stage. However, under statistical delay variation in sub-100nm technology regime, the slowest stage is not readily identifiable and the estimation of the pipeline yield with respect to a target delay is a challenging problem. We have proposed analytical models to estimate yield for a pipelined design based on delay distributions of individual pipe stages. Using the proposed models, we have shown that change in logic depth and imbalance between the stage delays can improve the yield of a pipeline. A statistical methodology has been developed to optimally design a pipeline circuit for enhancing yield. Optimization results show that, proper imbalance among the stage delays in a pipeline improves design yield by 9% for the same area and performance (and area reduction by about 8.4% under a yield constraint) over a balanced design.
Complete list of metadata

Cited literature [8 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-00181238
Contributor : Eda Publishing Association Connect in order to contact the contributor
Submitted on : Tuesday, October 23, 2007 - 2:12:40 PM
Last modification on : Thursday, October 25, 2007 - 10:41:13 AM
Long-term archiving on: : Sunday, April 11, 2010 - 11:45:02 PM

File

228820926.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-00181238, version 1
  • ARXIV : 0710.4663

Collections

Citation

Animesh Datta, Swarup Bhunia, Saibal Mukhopadhyay, Nilanjan Banerjee, Kaushik Roy. Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies. DATE'05, Mar 2005, Munich, Germany. pp.926-931. ⟨hal-00181238⟩

Share

Metrics

Les métriques sont temporairement indisponibles