index - VLSI-SoC: Technology Advancement on SoC Design

Table of Contents
VLSI-SoC: Technology Advancement on SoC Design *Victor Grimblatt, Chip Hong Chang, Ricardo Reis, Anupam Chattopadhyay, Andrea Calimera*	Front Matter
On the Efficiency of AdapTTA: An Adaptive Test-Time Augmentation Strategy for Reliable Embedded ConvNets *Luca Mocerino, Roberto G. Rizzo, Valentino Peluso, Andrea Calimera, Enrico Macii*	1-23
Low-Overhead Early-Stopping Policies for Efficient Random Forests Inference on Microcontrollers *Francesco Daghero, Alessio Burrello, Chen Xie, Luca Benini, Andrea Calimera, Enrico Macii, Massimo Poncino, Daniele Jahier Pagliari*	25-47
Transformative Hardware Design Following the Model-Driven Architecture Vision *Zhao Han, Gabriel Rutsch, Deyan Wang, Bowen Li, Sebastian Siegfried Prebeck, Daniela Sanchez Lopera, Keerthikumara Devarajegowda, Wolfgang Ecker*	49-70
Exploiting Program Slicing and Instruction Clusterization to Identify the Cause of Faulty Temporal Behaviours at System Level *Moreno Bragaglio, Samuele Germiniani, Graziano Pravadelli*	71-92
A DfT Strategy for Detecting Emerging Faults in RRAMs *Thiago Santos Copetti, Tobias Gemmeke, Leticia Poehls*	93-111
FMEA on Critical Systems: a Cross-layer Approach based on High-Level Models *Julie Roux, Katell Morin-Allory, Vincent Beroulle, Lilian Bossuet, Frederic Cezilly, Frederic Berthoz, Gilles Genevrier, Francois Cerisier, Regis Leveugle*	113-134
Design and Mitigation Techniques of Radiation Induced SEEs on Open-Source Embedded Static RAMs *Sarah Azimi, Corrado De Sio, Andrea Portaluri, Luca Sterpone*	135-153
Design of a Reconfigurable Optical Computing Architecture Using Phase Change Material *Parya Zolfaghari, Sébastien Le Beux*	155-174
END-TRUE: Emerging Nanotechnology-Based Double-Throughput True Random Number Generator *Shubham Rai, Nishant Gupta, Abhiroop Bhattacharjee, Ansh Rupani, Michael Raitza, Jens Trommer, Thomas Mikolajick, Akash Kumar*	175-203
A First Approach in Using Super-Steep-Subthreshold-Slope Field-Effect Transistors in Ultra-Low Power Analog Design *Matthieu Couriol, Patsy Cadareanu, Edouard Giacomin, Pierre-Emmanuel Gaillardon*	205-224
A Regulated Sensing Solution based on a Self-Reference Principle for PCM+OTS Memory Array *J Gasquez, B Giraud, P Boivin, Y Moustapha-Rabault, V Della Marca, J P Walder, J M Portal*	225-244
An Improved Deterministic Stochastic MAC (SC-MAC) for High Power Efficiency Design *Ming Ming Wong, Lu Chen, Anh Tuan Do*	245-266

Designed by Inria-IES Team : Hosted by HAL :