FROM FAULT TREE ANALYSIS TO MODEL CHECKING OF LOGIC CONTROLLERS

Israel Santiago Barragan (1) , Jean-Marc Faure (1)

1 LURPA - Laboratoire Universitaire de Recherche en Production Automatisée

This paper proposes a method enabling to state formal properties of a logic controller, a prerequisite for formal verification using model-checking, from a fault-tree analysis taking into account both the controlled process and the controller. Invariants, non-timed and timed properties are considered and illustrated thanks to an example. The aim of this method is to ease formal properties design and to bridge the gap between fault forecasting and fault removal for automated systems.

Domaines: Automatique / Robotique

Israel Santiago Barragan, Jean-Marc Faure. FROM FAULT TREE ANALYSIS TO MODEL CHECKING OF LOGIC CONTROLLERS. 16th IFAC World Congress, Jul 2005, Praha, Czech Republic. CDROM paper n°04596. ⟨hal-00361602⟩