Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique

Cesar Marcon (1) , Ney Calazans (2) , Fernando Gehm Moraes (2) , Altamiro Susin (1) , Igor Reis (2) , Fabiano Hessel (2)

1 PPGC - II
2 PPGCC-FACIN

Complex applications implemented as Systems on Chip (SoCs) demand extensive use of system level modeling and validation. Their implementation gathers a large number of complex IP cores and advanced interconnection schemes, such as hierarchical bus architectures or networks on chip (NoCs). Modeling applications involves capturing its computation and communication characteristics. Previously proposed communication weighted models (CWM) consider only the application communication aspects. This work proposes a communication dependence and computation model (CDCM) that can simultaneously consider both aspects of an application. It presents a solution to the problem of mapping applications on regular NoCs while considering execution time and energy consumption. The use of CDCM is shown to provide estimated average reductions of 40% in execution time, and 20% in energy consumption, for current technologies.

Domaines: Architectures Matérielles [cs.AR]; Electronique

Cesar Marcon, Ney Calazans, Fernando Gehm Moraes, Altamiro Susin, Igor Reis, et al.. Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique. DATE'05, Mar 2005, Munich, Germany. pp.502-507. ⟨hal-00181561⟩