Soft timing closure for soft programmable logic cores: The ARGen approach

Théotime Bollengier 1 Loïc Lagadec 2, 3 Mohamad Najem 2, 3 Jean-Christophe Le Lann 2, 3 Pierre Guilloux 4
2 Lab-STICC_ENSTAB_ CACS_MOCS
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
3 Pôle STIC_IDM
ENSTA Bretagne
4 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources
Inria Rennes – Bretagne Atlantique , IRISA_D3 - ARCHITECTURE
Abstract : Reconfigurable cores support post-release updates which shortens time-to-market while extending circuits’ lifespan. Reconfigurable cores can be provided as hard cores (ASIC) or soft cores (RTL). Soft reconfigurable cores outperform hard reconfigurable cores by preserving the ASIC synthesis flow, at the cost of lowering scalability but also exacerbating timing closure issues. This article tackles these two issues and introduces the ARGen generator that produces scalable soft reconfigurable cores. The architectural template relies on injecting flip-flops into the interconnect, to favor easy and accurate timing estimation. The cores are compliant with the academic standard for place and route environment, making ARGen a one stop shopping point for whoever needs exploitable soft reconfigurable cores.
Type de document :
Communication dans un congrès
ARC 2017 - 13th International Symposium on Applied Reconfigurable Computing, Apr 2017, Delft, Netherlands. <http://www.arc2017.tudelft.nl>
Liste complète des métadonnées

https://hal.archives-ouvertes.fr/hal-01475251
Contributeur : Loic Lagadec <>
Soumis le : jeudi 23 février 2017 - 15:25:41
Dernière modification le : vendredi 4 août 2017 - 01:06:15
Document(s) archivé(s) le : mercredi 24 mai 2017 - 14:04:00

Fichier

paper_6-4.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-01475251, version 1

Citation

Théotime Bollengier, Loïc Lagadec, Mohamad Najem, Jean-Christophe Le Lann, Pierre Guilloux. Soft timing closure for soft programmable logic cores: The ARGen approach . ARC 2017 - 13th International Symposium on Applied Reconfigurable Computing, Apr 2017, Delft, Netherlands. <http://www.arc2017.tudelft.nl>. <hal-01475251>

Partager

Métriques

Consultations de
la notice

451

Téléchargements du document

117