Logical Time in Model-Driven Engineering

Abstract : ccsl has arisen from different inspiring models in an attempt to abstract away the data and the algorithms and to focus on events and control. Even though CCSL was initially defined as the time model of the UML profile for MARTE, it has now become a full-edged domain-specific modeling language for capturing causal, chronological and timed relationships. It is intended to be used as a complement of other syntactic models that capture the data structure, the architecture and the algorithm. This work starts by describing the historical models of concurrency that have inspired the construction of CCSL. Then, CCSLis introduced and used to build libraries dedicated to two emerging standard models from the automotive (East-ADL) and the avionic (AADL) domains. Finally, we discuss an observer-based technique to verify implementations in different languages (Esterel, VHDL) against a CCSL specification.
Keywords : Logical Time
Document type :
Habilitation à diriger des recherches
Complete list of metadatas

https://hal.archives-ouvertes.fr/tel-02113377
Contributor : Frédéric Mallet <>
Submitted on : Sunday, April 28, 2019 - 6:09:03 PM
Last modification on : Tuesday, April 30, 2019 - 1:29:02 AM

File

01 hdr_uns-mallet.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : tel-02113377, version 1

Collections

Citation

Frédéric Mallet. Logical Time in Model-Driven Engineering. Embedded Systems. Université Nice Sophia Antipolis, 2010. ⟨tel-02113377⟩

Share

Metrics

Record views

44

Files downloads

20