C. Figure, 2: Comparison of complete schematic and model simulations for input port (40 volt TLP), p.154

]. J. Weyer, Robustness challenges for technologies 28nm and below in automotive environment, 10th International Electrostatic Workshop (IEW), 2016.

I. S. Organization, ISO 11898-1:2015 -Road vehicles ? Controller Area Network (CAN) ? Part 1: Data link layer and physical signalling

I. S. Organization, ISO 17987-7:2016 -Road vehicles ? Local Interconnect Network (LIN) ? Part 7: Electrical Physical Layer (EPL) conformance test specification, 2008.

J. Rivenc, J. Vazquez-garcia, P. Matossian, B. Banani, and A. Agneray, An overview of the technical policy developed by renault to manage ESD risks in airbags, Conference Record of the 2004 IEEE Industry Applications Conference, 2004. 39th IAS Annual Meeting., 2004.
DOI : 10.1109/IAS.2004.1348580

B. A. Unger, Electrostatic Discharge Failures of Semiconductor Devices Reliability Physics Symposium, pp.193-199, 1981.
DOI : 10.1109/irps.1981.362995

N. Lacrampe, A. Alaeldine, F. Caignet, R. Perdriau, M. Bafleur et al., Investigation on ESD Transient Immunity of Integrated Circuits, 2007 IEEE International Symposium on Electromagnetic Compatibility, 2007.
DOI : 10.1109/ISEMC.2007.162

S. Isofuku and M. Honda, System failures due to an induced esd within the system, 34rd Electrical Overstress/Electrostatic Discharge Symposium, p.2012

J. Lee, J. Lim, B. Seol, Z. Li, and D. Pommerenke, A novel method for ESD soft error analysis on integrated circuits using a TEM cell, Electrical Overstress / ElectroStatic Discharge) Symposium Proceedings, 2012.

M. Scholz, A. Shibkov, S. H. Chen, D. Linten, S. Thijs et al., Mixed-mode simulations for power-on ESD analysis A systematic method for determining soft-Failure robustness of a subsystem, Electrical Overstress / Electrostatic Discharge Symposium Proceedings 2012, 2012. [11] 35th Electrical Overstress/Electrostatic Discharge Symposium, 2013.

T. Schwingshackl, B. Orr, J. Willemen, W. Simbürger, H. Gossner et al., Powered system-level conductive tlp probing method for esd/emi hard fail and soft fail threshold evaluation, 35th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), 2013.

N. Lacrampe, Méthodologie de modélisation et de caractérisation de l'immunité des cartes électroniques vis-à-vis des décharges électrostatiques (ESD), 2008.

N. Monnereau, Développement d'une méthodologie de caractérisation et de modélisation de l'impact des décharges électrostatiques sur les systèmes électroniques

W. D. Greason, Analysis of electrostatic discharge (ESD) for the human body and an automobile environment, Conference Record of 1998 IEEE Industry Applications Conference. Thirty-Third IAS Annual Meeting (Cat. No.98CH36242), pp.517-525, 2000.
DOI : 10.1109/IAS.1998.729810

U. S. Of-defense, Mil-std-883, test method standard for microcircuits, method 3015.9, electrostatic discharge sensitivity classifications

E. Jedec, Js-001-2014 -joint jedec/esda standard for electrostatic discharge sentivity test -human body model (hbm) -component level

E. Jedec, Js-002-2014 -esda/jedec joint standard for electrostatic discharge sensitivity testing ? charged device model (cdm) ? device level

W. Stadler, S. Bargstadt-franke, T. Brodbeck, R. Gaertner, M. Goroll et al., From the ESD robustness of products to the system ESD robustness, 2004 Electrical Overstress/Electrostatic Discharge Symposium, pp.1-8, 2004.
DOI : 10.1109/EOSESD.2004.5272634

H. Hyatt, J. Harris, A. Alonzo, and P. Bellew, TLP Measurements for Verification of ESD Protection Device Response, IEEE transactions on electronics packaging manufacturing, 2001.
DOI : 10.1109/eosesd.2000.890034

L. Ting, C. Duvvury, O. Trevino, J. Schichl, and T. Diep, Integration of TLP troubleshooting for ESD analysis, Electrical Overstress/Electrostatic Discharge Symposium, 2001.

A. Delmas, D. Trémouilles, N. Nolhier, M. Bafleur, N. Mauran et al., Accurate transient behavior measurement of high-voltage esd protections based on a very fast transmission-line pulse system, Electrical Overstress/Electrostatic Discharge SymposiumEOS, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00445676

G. Meneghesso, S. Santirosi, E. Novarini, C. Contiero, and E. Zanoni, ESD robustness of smart-power protection structures evaluated by means of HBM and TLP tests, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059), pp.270-275, 2000.
DOI : 10.1109/RELPHY.2000.843926

P. Besse, J. Laine, A. Salles, and M. Baird, Correlation between system level and TLP tests applied to stand-alone ESD protections and commercial products, Electrical Overstress/ Electrostatic Discharge SymposiumEOS, 2010.

G. Cretu, M. Cenusa, M. Pfost, K. Büyüktas, and U. Wahl, A low-impedance TLP measurement system for power semiconductor characterization up to 700V and 400A in the microsecond range, 2015 37th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), 2015.
DOI : 10.1109/EOSESD.2015.7314794

Y. Cao, W. Simburger, D. Bèges, F. Caignet, P. Besse et al., A TLP-based Human Metal Model ESD-generator for device qualification according to IEC 61000-4-2 TLP-based Human Metal Model stress generator and analysis method of ESD generators, Asia-Pacific International Symposium on Electromagnetic Compatibility Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), 2010.
DOI : 10.1109/apemc.2010.5475621

T. Maloney and N. Khurana, Transmission line pulsing techniques for circuit modeling of ESD phenomena, 1985.

. Ansi, https://www.esda.org/standards/device-design/ transmission-line-pulse, ESDA draft of standard, pp.1-2016

Y. Cao, W. Simburger, and D. Johnsson, Rise-Time Filter Design for Transmission-Line Pulse Measurement Systems, 2009 German Microwave Conference, 2009.
DOI : 10.1109/GEMIC.2009.4815848

A. Djordjevic, A. Zajic, A. Stekovic, M. Nikolic, Z. Maricevic et al., On a class of low-reflection transmission-line quasi-gaussian low-pass filters and their lumped-element approximations, IEEE Transactions on Microwave Theory and Techniques, vol.51, issue.7, 2003.
DOI : 10.1109/TMTT.2003.814310
URL : http://ece.colorado.edu/%7Eecen5104/Low-reflection-filters.pdf

H. Gieser and M. Haunschild, Very-fast transmission line pulsing of integrated structures and the charged device model, Electrical Overstress/Electrostatic Discharge Symposium, 1996. Proceedings, pp.85-94, 1996.
DOI : 10.1109/eosesd.1996.865129

E. Grund and R. Gauthier, VF-TLP systems using TDT and TDRT for kelvin wafer measurements and package level testing, 2004 Electrical Overstress/Electrostatic Discharge Symposium, pp.1-8, 2004.
DOI : 10.1109/EOSESD.2004.5272811

K. Muhonen, R. Ashton, T. Smedes, M. Scholz, R. Velghe et al., HMM round robin study: What to expect when testing components to the IEC 61000-4-2 waveform, Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), 2012.

J. Jin, C. Jeon, J. Kim, and Y. Hwang, System-level ESD failure analysis depending on source generators, 2016 Asia-Pacific International Symposium on Electromagnetic Compatibility (APEMC), 2016.

K. M. Chui, Simulation and Measurement of ESD Test for Electronics Devices (translated from Chineese), 2003.

R. Frazier and S. Alles, Comparison of ISO 7637 transient waveforms to real world automotive transient phenomena, 2005 International Symposium on Electromagnetic Compatibility, 2005. EMC 2005., 2005.
DOI : 10.1109/ISEMC.2005.1513662

B. Deutschmann, F. Magrini, and F. Klotz, Internal IC protection structures in relation to new automotive transient requirements, 8th Workshop on Electromagnetic Compatibility of Integrated Circuits (EMC Compo), 2011.
DOI : 10.1109/apemc.2010.5475620

B. Deutschmann, F. Magrini, and Y. Cao, Robustness of ESD protection structures against automotive transient disturbances, 2010 Asia-Pacific International Symposium on Electromagnetic Compatibility, 2010.
DOI : 10.1109/APEMC.2010.5475620

J. Xiao, D. Pommerenke, F. Zhou, J. L. Drewniak, H. Shumiya et al., Model for ESD LCD upset of a portable product, IEEE International Symposium on Electromagnetic Compatibility, pp.354-358, 2010.

K. H. Kim, J. Koo, B. Kang, S. J. Kwon, Y. Kim et al., Systematic design technique for improvements of mobile phone's immunity to electrostatic discharge soft failures, 2010 IEEE International Symposium on Electromagnetic Compatibility, pp.348-353, 2010.

K. Abouda, Y. L. Teo, E. Rolland, and B. Alcouffe, Design for high EMC immunity of an alternator voltage regulator integrated circuit, 2012 Asia-Pacific Symposium on Electromagnetic Compatibility, 2012.
DOI : 10.1109/APEMC.2012.6238004

F. Caignet, N. Nolhier, A. Wang, N. Mauran, M. Nagata et al., 20GHz On-chip Measurement of ESD Waveform for System Level Analysis Measurements and Analyses of Substrate Noise Waveform in Mixed-Signal IC Environment, 35th Electrical Overstress/Electrostatic Discharge Symposium, 2000.

T. Kessler, A. Tausch, and F. Kederer, Method and device for providing symetrical monitoring of esd testing an integrated circuit, US Patent, vol.6469, p.536, 2002.

J. Van-zwol, W. Kemper, and P. Bruin, Transmission line pulsed photo emission microscopy as an ESD troubleshooting method, Electrical Overstress/Electrostatic Discharge Symposium, 2003.

K. Abouda, P. Besse, and T. Laplagne, Novel method To identify electrical mechanisms responsible for functional failures during Direct Power Injection “DPI”, 2012 Asia-Pacific Symposium on Electromagnetic Compatibility, 2012.
DOI : 10.1109/APEMC.2012.6238003

P. Besse, K. Abouda, and C. Abouda, Identifying electrical mechanisms responsible for functional failures during harsh external ESD and EMC aggression, Microelectronics Reliability, vol.51, issue.9-11, pp.1597-1601, 2011.
DOI : 10.1016/j.microrel.2011.07.077

P. Besse, EMC / ESD Design Characterization for Automotive Application, IEW Internation ESD Workshop, 2014.

A. D. Yaghjian, An overview of near-field antenna measurements, IEEE Transactions on Antennas and Propagation, vol.34, issue.1, pp.30-45, 1986.
DOI : 10.1109/TAP.1986.1143727
URL : https://zenodo.org/record/1232233/files/article.pdf

D. Sylvain, Contribution à l'étude électromagnétique théorique et expérimentale des cartes de circuit imprimé [En ligne] Thèse de doctorat : électronique des hautes fréquences et optoélectronique, pp.2017-2018, 2006.

S. Gregson, J. Mccormick, and C. Parini, The Principles of Planar Near-Field Antenna Measurements, 2007.
DOI : 10.1049/PBEW053E

D. Slater, Near-Field Antenna Measurements, 1991.

A. Tankielun, Data Post-Processing and Hardware Architecture of Electromagnetic Near-Field Scanner, 2008.

I. E. Commission, Iec ts 61967-3:2014 -integrated circuits -measurement of electromagnetic emissions -part 3: Measurement of radiated emissions -surface scan method

N. Lacrampe, F. Caignet, M. Bafleur, N. Nolhier, and N. Mauran, Characterization and Modeling Methodology for IC's ESD Susceptibility at System Level Using VF-TLP Tester, 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), pp.5-6, 2007.
DOI : 10.1109/eosesd.2007.4401767

G. Muchaidze, J. Koo, Q. Cai, T. Li, L. Han et al., Susceptibility Scanning as a Failure Analysis Tool for System-Level Electrostatic Discharge (ESD) Problems, IEEE Transactions on Electromagnetic Compatibility, vol.50, issue.2, pp.268-276, 2008.
DOI : 10.1109/TEMC.2008.921059

S. Bertonnaud, C. Duvvury, and A. Jahanzeb, IEC System Level ESD Challenges and Effective Protection Strategy for USB2 Interface, Electrical Overstress / Electrostatic Discharge Symposium Proceedings 2012, 2012.

N. Monnereau, F. Caignet, N. Nolhier, D. Trémouilles, and M. Bafleur, Behavioral-Modeling Methodology to Predict Electrostatic-Discharge Susceptibility Failures at System Level: an IBIS Improvement, 10th International Symposium on Electromagnetic Compatibility, pp.457-463, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00722643

F. Branin, Transient analysis of lossless transmission lines, Proceedings of the IEEE, vol.55, issue.11, pp.2012-2013, 1967.
DOI : 10.1109/PROC.1967.6033

H. H. Race and C. V. Larrick, High-frequency coaxial-line calculations, Electrical Engineering, vol.61, issue.7, pp.526-529, 1942.
DOI : 10.1109/EE.1942.6436426

I. Elfadel, H. Huang, A. Ruehli, A. Dounavis, and M. Nakhla, A comparative study of two transient analysis algorithms for lossy transmission lines with frequency-dependent data, IEEE Transactions on Advanced Packaging, vol.25, issue.2, 2002.

C. P. Bates and G. T. Hawley, A Model for Currents and Voltages Induced Within Long Transmission Cables by an Electromagnetic Wave, IEEE Transactions on Electromagnetic Compatibility, vol.13, issue.4, pp.18-31, 1971.
DOI : 10.1109/TEMC.1971.303149

S. Scheier and S. Frei, Characterization and Modeling of ESD-Behavior of Multi Layer Ceramic Capacitors, 2013 International Symposium on Electromagnetic Compatibility, pp.1028-1033, 2013.

T. L. Lo, S. Wong, and P. H. Alexander, Fast Fourier Transform Analysis Of Published Esd Waveforms And Narrowband Frequency Domain Measurement Of Human Esd Events, Proceedings Electrical Overstress/Electrostatic Discharge Symposium, 1997.
DOI : 10.1109/EOSESD.1997.634232

F. Escudié, F. Caignet, N. Nolhier, and M. Bafleur, Impact of non-linear capacitances on transient waveforms during system level ESD stress, Proceedings of the 27th European Symposium on Reliability of Electron Devices, pp.88-92, 2016.
DOI : 10.1016/j.microrel.2016.07.046

Z. Pan, D. Schroeder, S. Holland, and W. H. Krautschneider, Understanding and Modeling of Diode Voltage Overshoots During Fast Transient ESD Events, IEEE Transactions on Electron Devices, vol.61, issue.8, pp.2682-2689, 2014.
DOI : 10.1109/TED.2014.2330365

J. Manouvrier, P. Fonteneau, C. Legrand, H. Beckrich-ros, C. Richier et al., A physics-based compact model for ESD protection diodes under very fast transients, Electrical Overstress/Electrostatic Discharge Symposium EOS, 2008.
URL : https://hal.archives-ouvertes.fr/lirmm-00337880

S. Scheier, D. Deelmann, S. Frei, C. Widemann, and W. Mathis, A combined time and frequency domain characterization method for modeling of overvoltage protection elements, 2015 IEEE International Symposium on Electromagnetic Compatibility (EMC), 2015.
DOI : 10.1109/ISEMC.2015.7256368

F. Nakamoto, Y. Sasaki, Y. Watanabe, C. Miyazaki, and N. Oka, Evaluation of practical model of an on-board type common mode choke coil for 3D EMC simulation, 2014 International Symposium on Electromagnetic Compatibility, 2014.

J. Ichi-itoh, T. Araki, and K. Orikawa, Experimental verification of an EMC filter used for PWM inverter with wide band-gap devices, Power Electronics Conference (IPEC-Hiroshima 2014 -ECCE-ASIA), 2014.

C. Sun and M. Xu, Novel techniques to suppress the common mode EMI noise in class II off-line SMPS applications, 2014 IEEE Applied Power Electronics Conference and Exposition, APEC 2014, 2014.
DOI : 10.1109/APEC.2014.6803562

D. Johnsson and H. Gossner, Study of system ESD codesign of a realistic mobile board, 33rd Electrical Overstress/Electrostatic Discharge Symposium, 2011.

M. Ker and S. Hsu, Evaluation on Board-Level Noise Filter Networks to Suppress Transient-Induced Latchup in CMOS ICs Under System-Level ESD Test, IEEE Transactions on Electromagnetic Compatibility, vol.48, issue.1, pp.161-171, 2006.
DOI : 10.1109/TEMC.2006.870681

K. Muhonen, R. Ashton, T. Smedes, M. Scholz, R. Velghe et al., HMM round robin study: What to expect when testing components to the IEC 61000-4-2 waveform, Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), 2012.

J. Jin, C. Jeon, J. Kim, and Y. Hwang, System-level ESD failure analysis depending on source generators, 2016.

M. Scholz, S. Chen, D. Johnsson, A. Gallerano, G. Hellings et al., Miscorrelation between IEC61000-4-2 type of HMM tester and 50 HMM tester, Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), 2012.

E. Grund, K. Muhonen, and N. Peachey, Delivering IEC 61000-4-2 Current Pulses through Transmission Lines at 100 and 330 ohm System Impedances, Electrical Overstress/Electrostatic Discharge Symposium (EOS ESD), 2008.

C. Ahn and M. Allen, A comparison of two micromachined inductors (bar-type and meander-type) for fully integrated boost DC/DC power converters, Proceedings of 1994 IEEE Applied Power Electronics Conference and Exposition, ASPEC'94, pp.239-245, 1996.
DOI : 10.1109/APEC.1994.316425

H. Hakim, Intégration de composants passifs sur silicium, 2001.

G. Troussier, Intégration de bobines sur silicium pour la conversion d'énergie, 2004.

A. Salles, Conception d'élements passifs magnétiques pour convertisseurs de faible puissance, 2008.

I. C. Levels, White paper 3 -system level esd part ii: Implementation of effective esd robust designs, tech. rep

D. Wunsch and R. Bell, Determination of Threshold Failure Levels of Semiconductor Diodes and Transistors Due to Pulse Voltages, IEEE Transactions on Nuclear Science, vol.15, issue.6, pp.244-259, 1968.
DOI : 10.1109/TNS.1968.4325054