S. Lim, J. Lee, D. Kim, and G. Han, A High-Speed CMOS Image Sensor With Column-Parallel Two-Step Single-Slope ADCs, IEEE Transactions on Electron Devices, vol.56, issue.3, pp.393-398, 2009.
DOI : 10.1109/TED.2008.2011846

J. Park, S. Aoyama, T. Watanabe, K. Isobe, and S. Kawahito, A high-speed low-noise cmos image sensor with 13-b column-parallel single-ended cyclic adcs. Electron Devices, IEEE Transactions on, vol.30, issue.11, pp.562414-2422, 2009.
DOI : 10.1109/ted.2009.2030635
URL : http://ir.lib.shizuoka.ac.jp/bitstream/10297/4055/1/091221001.pdf

S. Lim, J. Cheon, Y. Chae, W. Jung, D. Lee et al., A 240-frames/s 2.1- mpixel cmos image sensor with column-shared cyclic adcs. Solid-State Circuits, IEEE Journal, vol.46, issue.31, pp.2073-2083, 2011.

L. Quanliang, A 12-bit compact column-parallel sar adc with dynamic power control technique for high-speed cmos image sensors, Journal of Semiconductors, vol.35, issue.34, pp.1-8

S. Matsuo, T. J. Bales, M. Shoda, S. Osawa, K. Kawamura et al., 9-megapixel video image sensor with 14-b column-parallel sa-adc. Electron Devices, IEEE Transactions on, vol.8, issue.35, pp.562380-2389, 2009.
DOI : 10.1109/ted.2009.2030649

O. Kwon and M. Shin, 14-bit two-step successive approximation adc with calibration circuit for high-resolution cmos imagers, Electronics Letters, vol.35, issue.36, pp.47790-791, 2011.

Y. Chae, J. Cheon, S. Lim, M. Kwon, K. Yoo et al., A 2.1 m pixels, 120 frame/s cmos image sensor with column-parallel ?? adc architecture. Solid-State Circuits, IEEE Journal, vol.46, issue.39, pp.236-247, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00022217

J. Hong-kim, . Wun-ki-jung, Y. J. Seung-hyun-lim, W. Park, Y. Ho-choi et al., A 14b extended counting adc implemented in a 24mpixel aps-c cmos image sensor, Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International, pp.390-392, 2012.

Y. Oike and A. , Cmos image sensor with per-column ?? adc and programmable compressed. Solid-State Circuits, IEEE Journal, vol.48, issue.1, pp.318-328, 2013.
DOI : 10.1109/jssc.2012.2214851

W. Lawrence and . Fritz, Commercial earth observation satellites. International Archives of Photogrammetry and Remote Sensing, pp.273-282, 1996.

M. Fouquet and M. Sweeting, UoSAT-12 minisatellite for high performance earth observation at low cost, Acta Astronautica, vol.41, issue.3, pp.173-182, 1997.
DOI : 10.1016/S0094-5765(97)00181-1

J. Herbert and . Kramer, Observation of the Earth and its Environment : Survey of Missions and Sensors, BIBLIOGRAPHIE, vol.22, issue.5, 2002.

D. Gwo, S. Wang, K. A. Bower, D. E. Davidson, P. Ehrensberger et al., The Gravity Probe-B star-tracking telescope, Advances in Space Research, vol.32, issue.7, pp.1401-1405, 2003.
DOI : 10.1016/S0273-1177(03)90353-X

E. W. Dennison and R. H. Stanton, <title>Ultra-Precise Star Tracking Using Charge Coupled Devices (CCDs)</title>, Smart Sensors II, 1980.
DOI : 10.1117/12.959483

H. Le-coroller, C. Dejonghe, . Arpesella, A. Vernet, and . Labeyrie, Tests with a Carlina-type hypertelescope prototype, Astronomy & Astrophysics, vol.147, issue.2, pp.721-728, 2004.
DOI : 10.1051/aas:2000302

E. George and . Smith, Nobel lecture : The invention and early history of the ccd, Reviews of modern physics, vol.82, issue.3 5, p.2307, 2010.

J. Peter and . Noble, Self-scanned silicon image detector arrays, IEEE Transactions on electron Devices, vol.15, issue.4 5, pp.202-209, 1968.

R. Eric and . Fossum, Active pixel sensors : Are ccds dinosaurs ? In IS&T/SPIE's Symposium on Electronic Imaging : Science and Technology, International Society for Optics and Photonics, pp.2-14, 1993.

O. Saint-pe, M. Tulet, R. Davancens, F. Larnaudie, B. Vignon et al., Highperformance monolithic cmos detectors for space applications, International Symposium on Remote Sensing International Society for Optics and Photonics, pp.318-327, 2001.
DOI : 10.1117/12.450674

O. Saint-pé, M. Tulet, R. Davancens, F. Larnaudie, P. Magnan et al., Space optical instruments optimisation thanks to cmos image sensor technology, Remote Sensing International Society for Optics and Photonics, pp.597811-597811, 2005.

J. Goy, B. Courtois, J. M. Karam, and F. Pressecq, <title>Design of an APS CMOS image sensor for space applications using standard CAD tools and CMOS technology</title>, Design, Test, Integration, and Packaging of MEMS/MOEMS, 2000.
DOI : 10.1117/12.382275

P. Martin-gonthier, P. Magnan, F. Corbiere, S. Rolando, O. Saint-pe et al., CMOS detectors for space applications: from R&D to operational program with large volume foundry, Sensors, Systems, and Next-Generation Satellites XIV, 2010.
DOI : 10.1117/12.868442

K. Cho, A. Krymski, and E. R. Fossum, A 3-pin 1.5 v 550 mu ;w 176 times ; 144 self-clocked cmos active pixel image sensor, Low Power Electronics and Design, International Symposium on, pp.316-321, 2001.

A. Dickinson, . Mendis, . Inglis, E. Azadet, and . Fossum, Cmos digital camera with parallel analog-to-digital conversion architecture, IEEE Workshop on Charge Coupled Devices and Advanced Image Sensors, 1995.

E. R. Fossum, Low power camera-on-a-chip using CMOS active pixel sensor technology, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers, pp.74-77, 1995.
DOI : 10.1109/LPE.1995.482470

B. Ginetti, A CMOS 13-b cyclic RSD A/D converter, IEEE Journal of Solid-State Circuits, vol.27, issue.7, pp.957-965, 1992.
DOI : 10.1109/JSSC.1992.854935

J. L. Mccreary and P. R. Gray, All-mos charge redistribution analog-to-digital conversion techniques. i. Solid-State Circuits, IEEE Journal, vol.10, issue.6, pp.371-379, 1975.

H. Inose and Y. Yasuda, A unity bit coding method by negative feedback, Proceedings of the IEEE, pp.1524-1535, 1963.
DOI : 10.1109/PROC.1963.2622

J. Candy, A Use of Limit Cycle Oscillations to Obtain Robust Analog-to-Digital Converters, IEEE Transactions on Communications, vol.22, issue.3, pp.298-305, 1974.
DOI : 10.1109/TCOM.1974.1092194

R. Schreier and M. Snelgrove, Bandpass sigma-delta modulation, Electronics Letters, vol.25, issue.23, pp.1560-1561, 1989.
DOI : 10.1049/el:19891048

A. Thurston, M. Pearce, and . Hawksford, Bandpass implementation of the sigma-delta ad conversion technique, Analogue to Digital and Digital to Analogue Conversion International Conference on, pp.81-86, 1991.
DOI : 10.1007/978-1-4757-2233-8_12

S. Tewksbury and R. Hallock, Oversampled, linear predictive and noise-shaping coders of order N > 1, IEEE Transactions on Circuits and Systems, vol.25, issue.7, pp.436-447, 1920.
DOI : 10.1109/TCS.1978.1084499

L. Wai and . Lee, A topology for higher order interpolative coders, Proc. IEEE Int. Symp. Circuits Syst, pp.459-462, 1987.

K. Uchimura, T. Hayashi, T. Kimura, and A. Iwata, Oversampling A-to-D and D-to-A converters with multistage noise shaping modulators, IEEE Transactions on Acoustics, Speech, and Signal Processing, vol.36, issue.12, pp.1899-1905, 1988.
DOI : 10.1109/29.9034

A. Louis, . Williams, A. Bruce, and . Wooley, Third-order cascaded sigma-delta modulators, IEEE Transactions on Circuits and Systems, vol.38, issue.5, pp.489-498, 1991.

P. Benabes, R. Gauthier, and . Kielbasa, New high-order universal ???? modulator, Electronics Letters, vol.31, issue.1, pp.8-9, 1995.
DOI : 10.1049/el:19950040

T. Ritoniemi, T. Karema, and H. Tenhunen, Design of stable high order 1-bit sigma-delta modulators, IEEE International Symposium on Circuits and Systems, pp.3267-3270, 1990.
DOI : 10.1109/ISCAS.1990.112709

L. Larson, G. Cataltepe, and . Temes, Multibit oversampled ??-?? A/D convertor with digital error correction, Electronics Letters, vol.24, issue.16, pp.1051-1052, 1988.
DOI : 10.1049/el:19880715

Y. Ye, L. Liu, J. Li, D. Li, and Z. Wang, A 120dB SNDR audio sigma-delta modulator with an asynchronous SAR quantizer, 2012 IEEE International Symposium on Circuits and Systems, pp.2357-2360, 2012.
DOI : 10.1109/ISCAS.2012.6271769

S. Lee and Y. Chiu, A 15-MHz Bandwidth 1-0 MASH $\Sigma \Delta $ ADC With Nonlinear Memory Error Calibration Achieving 85-dBc SFDR, IEEE Journal of Solid-State Circuits, vol.49, issue.3, pp.695-707, 2014.
DOI : 10.1109/JSSC.2014.2304364

Y. Xie, M. Zhang, B. Wei, and X. Fan, High-speed low-power decimation filter for wideband Delta-Sigma ADC, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS), pp.591-594, 1921.
DOI : 10.1109/MWSCAS.2014.6908484

R. J. Van-de-plassche, A sigma-delta modulator as an a/d converter. Circuits and Systems, IEEE Transactions on, vol.25, issue.7, pp.510-514, 1921.

J. Robert, G. C. Temes, V. Valencic, R. Dessoulavy, and P. Deval, A 16-bit low-voltage CMOS A/D converter, IEEE Journal of Solid-State Circuits, vol.22, issue.2, pp.157-163, 1921.
DOI : 10.1109/JSSC.1987.1052697

J. Garcia, S. Rodriguez, and A. Rusu, A Low-Power CT Incremental 3rd Order <formula formulatype="inline"> <tex Notation="TeX">$\Sigma\Delta$</tex></formula> ADC for Biosensor Applications, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.60, issue.1, pp.25-36, 1923.
DOI : 10.1109/TCSI.2012.2215753
URL : http://kth.diva-portal.org/smash/get/diva2:584207/FULLTEXT02

R. Schreier, H. Shibata, P. Hendriks, M. Aliroteh, V. Kozlov et al., An IF digitizer IC employing a continuous-time bandpass delta-sigma ADC, 2012 IEEE Radio Frequency Integrated Circuits Symposium, pp.323-326, 1923.
DOI : 10.1109/RFIC.2012.6242291

P. C. Lee, W. Y. Chung, and M. A. Te, Incremental delta-sigma a/d converter for ionsensitive system application, 2010 IEEE Asia Pacific Conference on Circuits and Systems, pp.1035-1038, 1923.
DOI : 10.1109/apccas.2010.5774833

V. Quiquempoix, P. Deval, A. Barreto, G. Bellini, J. Markus et al., A Low-Power 22-bit Incremental ADC, IEEE Journal of Solid-State Circuits, vol.41, issue.7, pp.411562-1571, 2006.
DOI : 10.1109/JSSC.2006.873891

S. Kavusi, On incremental sigma-delta modelingdulation with optimal filtering. Transactions and Studies of the College of Physicians of Philadelphia, pp.1004-1015, 2006.
DOI : 10.1109/tcsi.2006.870218
URL : http://www-isl.stanford.edu/~abbas/group/papers_and_pub/TCASSigmaDelta.pdf

S. Maréchal, F. Krummenacher, and M. Kayal, Optimal filtering of incremental firstorder sigma-delta modulators with sweep input, 17th IEEE International Conference on Electronics, Circuits and Systems, pp.539-542, 1923.

W. Yu, M. Aslan, and G. C. Temes, 82 dB SNDR 20-channel incremental ADC with optimal decimation filter and digital correction, IEEE Custom Integrated Circuits Conference 2010, pp.1-4, 1923.
DOI : 10.1109/CICC.2010.5617596

S. Maréchal, F. Krummenacher, and M. Kayal, Optimal filtering of an incremental second-order MASH11 sigma-delta modulator, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems, pp.240-243, 1923.
DOI : 10.1109/ICECS.2011.6122258

A. Mehrabi, M. Ranjbar, and O. Oliaei, Multibit incremental data converters with reduced sensitivity to mismatch, 2008 IEEE International Symposium on Circuits and Systems, pp.1436-1439, 1923.
DOI : 10.1109/ISCAS.2008.4541698

Y. Liu, E. Bonizzoni, and F. Maloberti, High-order multi-bit incremental converter with smart-dem algorithm, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), pp.157-160, 1923.

L. Rossi, S. Tanner, and P. A. Farine, A 16-bit, 150-uw, 1-ks/s adc with hybrid incremental and cyclic conversion scheme, 16th IEEE International Conference on Electronics, Circuits and Systems, pp.751-754, 1923.
DOI : 10.1109/icecs.2009.5410796

L. Rossi, S. Tanner, and P. A. Farine, Performance Analysis of a Hybrid Incremental and Cyclic A/D Conversion Principle, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.56, issue.7, pp.1383-1390, 1924.
DOI : 10.1109/TCSI.2008.2006215
URL : https://infoscience.epfl.ch/record/172386/files/ESPLAB109.pdf

R. H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol.17, issue.4, pp.539-550, 1925.
DOI : 10.1109/49.761034
URL : http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.352.1881&rep=rep1&type=pdf

N. Cho, B. Song, K. Kim, J. Burm, and S. W. Han, A VGA CMOS Image Sensor with 11-bit column parallel single-slope ADCs, 2010 International SoC Design Conference, pp.25-27, 2010.
DOI : 10.1109/SOCDC.2010.5682981

Y. Chen, Y. Xu, A. J. Mierop, and A. J. Theuwissen, Column-Parallel Digital Correlated Multiple Sampling for Low-Noise CMOS Image Sensors, IEEE Sensors Journal, vol.12, issue.4, pp.793-799, 2012.
DOI : 10.1109/JSEN.2011.2160391

J. Cheon and G. Han, Noise Analysis and Simulation Method for a Single-Slope ADC With CDS in a CMOS Image Sensor, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.55, issue.10, pp.2980-2987, 1928.
DOI : 10.1109/TCSI.2008.923434

S. Okura, O. Nishikido, Y. Sadanaga, Y. Kosaka, N. Araki et al., A 3.7 m-pixel 1300-fps cmos image sensor with 5.0 g-pixel/s high-speed readout circuit. Solid-State Circuits, IEEE Journal, vol.50, issue.4, pp.1016-1024, 1928.
URL : https://hal.archives-ouvertes.fr/inserm-00785327

S. Kleinfelder, S. Lim, X. Liu, and A. , A 10000 frames/s CMOS digital pixel sensor, IEEE Journal of Solid-State Circuits, vol.36, issue.12, pp.2049-2059, 1928.
DOI : 10.1109/4.972156
URL : http://www-isl.stanford.edu/people/abbas/group/papers_and_pub/jssc2001.pdf

Y. Hwang, S. Lee, and M. Song, Design of a cmos image sensor with a 10-bit two-step single-slope a/d converter and a hybrid correlated double sampling, 2014 10th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), pp.1-4, 2014.

J. Lee, J. Lee, and J. Burm, A cmos image sensor with non-memory capacitor twostep single slope adc for high frame rate, 2015 International SoC Design Conference (ISOCC), pp.333-334, 2015.
DOI : 10.1109/isocc.2015.7401723

M. Furuta, Y. Nishikawa, T. Inoue, and S. Kawahito, A high-speed, highsensitivity digital cmos image sensor with a global shutter and 12-bit columnparallel cyclic a/d converters. Solid-State Circuits, IEEE Journal, vol.42, issue.30, pp.766-774, 2007.
DOI : 10.1109/jssc.2007.891655

M. Mase, S. Kawahito, M. Sasaki, Y. Wakamori, and M. Furuta, A wide dynamic range cmos image sensor with multiple exposure-time signal outputs and 12-bit columnparallel cyclic a/d converters, IEEE Journal of Solid-State Circuits, vol.30, issue.12, pp.402787-2795, 2005.
DOI : 10.1109/jssc.2005.858477

T. Watabe, K. Kitamura, T. Sawamoto, T. Kosugi, T. Akahori et al., A 33Mpixel 120fps CMOS image sensor using 12b column-parallel pipelined cyclic ADCs, 2012 IEEE International Solid-State Circuits Conference, pp.388-390, 2012.
DOI : 10.1109/ISSCC.2012.6177047

J. Park, S. Aoyama, T. Watanabe, T. Akahori, T. Kosugi et al., A 0.1e-vertical fpn 4.7e- read noise 71db dr cmos image sensor with 13b column-parallel single-ended cyclic adcs, Solid-State Circuits Conference -Digest of Technical Papers, pp.268-269, 2009.
URL : https://hal.archives-ouvertes.fr/in2p3-00149778

Z. Zhou, B. Pain, and E. R. Fossum, CMOS active pixel sensor with on-chip successive approximation analog-to-digital converter, IEEE Transactions on Electron Devices, vol.44, issue.10, pp.1759-1763, 1997.
DOI : 10.1109/16.628833

A. I. Krymski, N. E. Bock, N. Tu, D. Van-blerkom, and E. R. Fossum, A high-speed, 240-frames/s, 4.1-mpixel CMOS sensor, IEEE Transactions on Electron Devices, vol.50, issue.1, pp.130-135, 1933.
DOI : 10.1109/TED.2002.806961
URL : http://ericfossum.com/Publications/Papers/A high-speed, 240-frames s, 4.1-Mpixel CMOS sensor.pdf

S. Tsai, Y. Chen, C. Hsieh, W. Chang, H. Tsai et al., A column-parallel SA ADC with linearity calibration for CMOS imagers, 2012 IEEE Sensors, pp.1-4, 2012.
DOI : 10.1109/ICSENS.2012.6411448

R. Xu, B. Liu, and J. Yuan, A 1500 fps highly sensitive 256 x 256 cmos imaging sensor with in-pixel calibration. Solid-State Circuits, IEEE Journal, vol.47, issue.34, pp.1408-1418, 2012.
DOI : 10.1109/jssc.2012.2192662

R. Xu, B. Liu, and J. Yuan, Digitally calibrated 768-ks/s 10-b minimum-size sar adc array with dithering. Solid-State Circuits, IEEE Journal, vol.47, issue.9, pp.2129-2140, 2012.
DOI : 10.1109/jssc.2012.2198350

R. Xu, W. C. Ng, J. Yuan, S. Yin, and S. Wei, A 1/2.5 inch vga 400 fps cmos image sensor with high sensitivity for machine vision. Solid-State Circuits, IEEE Journal, vol.34, issue.10, pp.492342-2351, 2014.
URL : https://hal.archives-ouvertes.fr/hal-00854630

S. Zhong, A. , and A. , A small-area low-power adc array for image sensor applications, ASICON, editor, p.37, 2013.

J. Kim, S. Hong, and O. Kwon, A low-power cmos image sensor with area-efficient 14-bit two-step sa adcs using pseudomultiple sampling method. Circuits and Systems II : Express Briefs, IEEE Transactions on, vol.62, issue.35, pp.451-455, 2015.
DOI : 10.1109/tcsii.2014.2387531

J. Lin, K. Chang, C. Kao, S. Lo, Y. Chen et al., An 8-bit column-shared SAR ADC for CMOS image sensor applications, 2015 IEEE International Symposium on Circuits and Systems (ISCAS), pp.301-304, 1936.
DOI : 10.1109/ISCAS.2015.7168630

R. Funatsu, S. Huang, T. Yamashita, K. Stevulak, J. Rysinski et al., 6.2 133Mpixel 60fps CMOS image sensor with 32-column shared high-speed column-parallel SAR ADCs, 2015 IEEE International Solid-State Circuits Conference, (ISSCC) Digest of Technical Papers, pp.1-3, 2015.
DOI : 10.1109/ISSCC.2015.7062951
URL : https://hal.archives-ouvertes.fr/hal-00734422

A. Mahmoodi and D. Joseph, Optimization of Delta-Sigma ADC for Column-Level Data Conversion in CMOS Image Sensors, 2007 IEEE Instrumentation & Measurement Technology Conference IMTC 2007, pp.1-6, 2007.
DOI : 10.1109/IMTC.2007.379253
URL : http://www.ece.ualberta.ca/~djoseph/publications/conference/IMTC_2007_MJ.pdf

A. Xhakoni, A 132-db dynamic-range global-shutter stacked architecture for highperformance imagers. Transaction on Circuits and Systems, pp.398-402, 2014.
DOI : 10.1109/tcsii.2014.2319972

Y. Chae and G. Han, Low voltage, low power, inverter-based switched-capacitor delta-sigma modulator. Solid-State Circuits, IEEE Journal, vol.44, issue.71, pp.458-472, 2009.
DOI : 10.1109/jssc.2008.2010973

B. Wang, A 1.8-v 14-bit inverter-based incremental sd adc for cmos image sensor, pp.38-79, 2013.
URL : https://hal.archives-ouvertes.fr/in2p3-00420482

F. Tang, B. Wang, and A. Bermak, 80db dynamic range 100khz bandwidth inverter-based sigmadelta adc for cmos image sensor, Circuits and Systems (IS- CAS), 2012 IEEE International Symposium on, pp.3094-3097, 1938.

M. Seo, S. Suh, T. Iida, T. Takasawa, K. Isobe et al., A low-noise high intrascene dynamic range cmos image sensor with a 13 to 19b variable-resolution column-parallel foldingintegration/cyclic adc. Solid-State Circuits, IEEE Journal, issue.1, pp.47272-283, 1939.
DOI : 10.1109/jssc.2011.2164298

M. Seo, A Low-Noise High-Dynamic-Range 17-b 1.3-Megapixel 30-fps CMOS Image Sensor With Column-Parallel Two-Stage Folding-Integration/Cyclic ADC, IEEE Transactions on Electron Devices, vol.59, issue.12, pp.3396-3400, 2012.
DOI : 10.1109/TED.2012.2215871

C. Gao, D. Wu, H. Liu, N. Xie, and L. Pan, An ultra-low-power extended counting ADC For large scale sensor arrays, 2014 IEEE International Symposium on Circuits and Systems (ISCAS), pp.81-84, 2014.
DOI : 10.1109/ISCAS.2014.6865070

Z. Zhang, Y. Zhang, M. Fair, M. Zhao, D. Liu et al., A low-power 14-bit hybrid incremental sigma-delta/cyclic ADC for X-ray sensor array, 2016 IEEE International Nanoelectronics Conference (INEC), pp.1-2, 2016.
DOI : 10.1109/INEC.2016.7589266

M. Shin, J. Kim, Y. Jo, M. Kim, B. Kwak et al., CMOS X-Ray Detector With Column-Parallel 14.3-bit Extended-Counting ADCs, IEEE Transactions on Electron Devices, vol.60, issue.3, pp.1169-1177, 2013.
DOI : 10.1109/TED.2013.2238674

M. Shin, J. Kim, and O. Kwon, 14.3-bit extended counting ADC with built-in binning function for medical X-ray CMOS imagers, Electronics Letters, vol.48, issue.7, pp.361-363, 2012.
DOI : 10.1049/el.2012.0174

M. Yue, D. Wu, and Z. Wang, Data compression for image sensor arrays using a 15-bit two-step sigma sigmadelta adc, Sensors Journal, IEEE, vol.14, issue.9, pp.2989-2998, 2014.

M. Yue, D. Wu, and Z. Wang, A 15-bit two-step sigma-delta adc with embedded compression for image sensor array, Circuits and Systems (ISCAS), 2013 IEEE International Symposium on, pp.2038-2041, 1942.

C. H. Chen, Y. Zhang, T. He, P. Y. Chiang, and G. C. Temes, A 11 uw 250 hz bw twostep incremental adc with 100 db dr and 91 db sndr for integrated sensor interfaces, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, pp.1-4, 2014.
DOI : 10.1109/cicc.2014.6945988

C. Chen, Y. Zhang, T. He, P. Y. Chiang, and G. C. Temes, A micro-power twostep incremental analog-to-digital converter. Solid-State Circuits, IEEE Journal, issue.99, pp.1-13, 2015.
DOI : 10.1109/jssc.2015.2413842

T. C. Caldwell, Incremental Data Converters at Low Oversampling Ratios, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.57, issue.7, pp.1525-1537, 2010.
DOI : 10.1109/TCSI.2009.2034879
URL : http://www.eecg.toronto.edu/~johns/nobots/papers/pdf/2010_caldwell.pdf

K. Martin and A. Sedra, Effects of the op amp finite gain and bandwidth on the performance of switched-capacitor filters, IEEE Transactions on Circuits and Systems, vol.28, issue.8, pp.822-829, 1981.
DOI : 10.1109/TCS.1981.1085052

Y. Chae, M. Kwon, and G. Han, A 0.8-mu ;w switched-capacitor sigma-delta modulator using a class-c inverter, Circuits and Systems Proceedings of the 2004 International Symposium on, pp.1152-1157, 2004.

H. Daoud-dammak, . Bensalem, M. Zouari, and . Loulou, Design of folded cascode ota in different regions of operation through gm/id methodology, International Journal of Electrical and Electronics Engineering, vol.1, issue.3, pp.178-183, 2008.

F. Silveira, D. Flandre, and P. G. Jespers, A gm/id based methodology for the design of cmos analog circuits and its application to the synthesis of a silicon-on-insulator micropower ota, IEEE Journal of Solid-State Circuits, issue.9, pp.311314-1319, 1996.

K. Nagaraj, K. Singhal, T. Viswanathan, and J. Vlach, Reduction of finite-gain effect in switched-capacitor filters, Electronics Letters, vol.21, issue.15, pp.644-645, 1985.
DOI : 10.1049/el:19850457

M. Atef, H. Chen, and H. Zimmermann, 10Gb/s inverter based cascode transimpedance amplifier in 40nm CMOS technology, 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), pp.72-75, 2013.
DOI : 10.1109/DDECS.2013.6549791

H. Luo, Y. Han, R. C. Cheung, X. Liu, and T. Cao, A 0.8-v 230-µ w 98-db dr inverterbased ?? modulator for audio applications, IEEE Journal of Solid-State Circuits, issue.10, pp.482430-2441, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01801995

G. Souliotis, C. Laoudias, and N. Terzopoulos, An offset cancelation technique for latch type sense amplifiers, Radioengineering, vol.23, issue.4, pp.1121-84, 2014.

A. Manikandan, C. Ajayan, . Kavin, and . Karthick, A comparative study of high performance dynamic comparators using strained silicon technology, 2015 2nd International Conference on Electronics and Communication Systems (ICECS), pp.130-135, 2015.
DOI : 10.1109/ECS.2015.7124794

M. Mostafa, S. Ayesh, M. M. Ibrahim, and . Aboudina, Design and analysis of a low-power high-speed charge-steering based strongarm comparator, Microelectronics (ICM), 2016 28th International Conference on, pp.209-212, 2016.