J. Mitola, Software radios: Survey, critical evaluation and future directions, IEEE Aerospace and Electronic Systems Magazine, vol.8, issue.4, 1992.
DOI : 10.1109/62.210638

R. H. Walden, Performance trends for analog to digital converters, IEEE Communications Magazine, vol.37, issue.2, pp.96-101, 1999.
DOI : 10.1109/35.747256

R. H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol.17, issue.4, pp.539-550, 1999.
DOI : 10.1109/49.761034

H. Tsurumi and Y. Suzuki, Broadband RF stage architecture for software-defined radio in handheld terminal applications, IEEE Communications Magazine, vol.37, issue.2, pp.90-95, 1999.
DOI : 10.1109/35.747255

B. Razavi, RF Microelectronics, 1998.

D. Jakonis, K. Folkesson, J. Dabrowski, P. Eriksson, and C. Svensson, A 2.4-GHz RF sampling receiver front-end in 0.18-/spl mu/m CMOS, IEEE Journal of Solid-State Circuits, vol.40, issue.6, pp.1265-1277, 2005.
DOI : 10.1109/JSSC.2005.848027

D. H. Shen, C. Hwang, B. B. Lusignan, and B. A. Wooley, A 900-MHz RF front-end with integrated discrete-time filtering, IEEE Journal of Solid-State Circuits, vol.31, issue.12, pp.1945-1954, 1996.
DOI : 10.1109/4.545817

R. B. Staszewski, K. Muhammad, K. J. Maggio, and D. Leipold, Direct Radio Frequency (RF) Sampling with Recursive Filtering Method, 2003.

B. Razavi, Principles of Data Conversion System Design, 1995.
DOI : 10.1109/9780470545638

A. Latiri, L. Joet, P. Desgreys, and P. Loumeau, A reconfigurable RF sampling receiver for multistandard applications, Comptes Rendus Physique, vol.7, issue.7, pp.785-793, 2006.
DOI : 10.1016/j.crhy.2006.07.007

URL : https://hal.archives-ouvertes.fr/pastel-00004551

R. Ramzan, S. Andersson, J. Dabrowski, and C. Svensson, Multiband RF-Sampling Receiver Front-End with On-Chip Testability in 0.13um CMOS, Journal of Analog Integrated Circuits and Signal Processing, 2009.

A. A. Abidi, RF CMOS comes of age, IEEE Journal of Solid-State Circuits, vol.39, issue.4, pp.549-561, 2004.
DOI : 10.1109/JSSC.2004.825247

R. Magoon, A single-chip quad-band, 1800.

K. Kivekas, A. Parssinen, and K. Halonen, Characterization of IIP2 and DC-offsets in transconductance mixers, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.48, issue.11, pp.1028-1038, 2001.
DOI : 10.1109/82.982353

E. Gotz, A quad-band low power single chip direct conversion CMOS transceiver with ????-modulation loop for GSM, ESSCIRC 2004, 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705), pp.217-220, 2003.
DOI : 10.1109/ESSCIRC.2003.1257111

B. Razavi, Design considerations for direct-conversion receivers, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.44, issue.6, pp.428-463, 1997.
DOI : 10.1109/82.592569

A. A. Abidi, Direct-conversion radio transceivers for digital communications, IEEE Journal of Solid-State Circuits, vol.30, issue.12, pp.1399-1410, 1995.
DOI : 10.1109/4.482187

M. Steyaert, J. Janssens, B. De-muer, M. Borremans, and N. Itoh, A 2-V CMOS cellular transceiver front-end, IEEE Journal of Solid-State Circuits, vol.35, issue.12, pp.1895-1907, 2000.
DOI : 10.1109/4.890303

E. Duvivier, A fully integrated zero-IF transceiver for GSM-GPRS quad-band application, IEEE Journal of Solid-State Circuits, vol.38, issue.12, pp.2249-2257, 2003.
DOI : 10.1109/JSSC.2003.819089

M. Brandolini, Toward multistandard mobile terminals - fully integrated receivers requirements and architectures, IEEE Transactions on Microwave Theory and Techniques, vol.53, issue.3, pp.1026-1038, 2005.
DOI : 10.1109/TMTT.2005.843505

J. Rogin, I. Koucev, G. Brenna, D. Tschopp, and Q. Huang, A 1.5-V 45-mw direct-conversion WCDMA receiver IC in 0.13-??m CMOS, IEEE Journal of Solid-State Circuits, vol.38, issue.12, pp.2239-2248, 2003.
DOI : 10.1109/JSSC.2003.819087

D. Brunel, C. Caron, C. Cordier, and E. Soudée, A highly integrated 0.25 m BiCMOS chipset for 3G UMTS/WCDMA handset RF subsystem, IEEE Radio Frequency Integrated Circuits Symposium, pp.191-194, 2002.

P. Zhang, A direct conversion CMOS transceiver for IEEE 802.11a wireless LANs, International Solid-State Circuits Conference, pp.354-498, 2003.

N. Jouida, C. Rebai, A. Ghazel, and D. Dallet, Continuous-Time Complex Bandpass ?? modulator: Key component for highly digitized receiver, IEEE International Conference on Electronics, Circuits, and Systems (IEEE ICECS'06), pp.962-965, 2006.
URL : https://hal.archives-ouvertes.fr/hal-00183655

C. Rebai, S. Bourbia, and N. Jouida, Multistandard digital channel selection using decimation filtering for ?? modulator, IEEE International Conference on Design and Technology of Integrated Systems in Nanoscale Era (IEEEDTIS'08), pp.1-5, 2008.

N. Jouida, C. Rebai, A. Ghazel, and D. Dallet, Built-in Filtering for Out-of-Channel Interferers in Continuous-Time Quadrature Bandpass Delta Sigma Modulators, 2007 14th IEEE International Conference on Electronics, Circuits and Systems, pp.947-950, 2007.
DOI : 10.1109/ICECS.2007.4511148

URL : https://hal.archives-ouvertes.fr/hal-00567169

N. Jouida, C. Rebai, A. Ghazel, and D. Dallet, Comparative Study between Continuous-Time Real and Quadrature Bandpass Delta Sigma Modulator for Multistandard Radio Receiver, 2007 IEEE Instrumentation & Measurement Technology Conference IMTC 2007, pp.1-6, 2007.
DOI : 10.1109/IMTC.2007.379036

URL : https://hal.archives-ouvertes.fr/hal-00180532

N. Jouida, C. Rebai, A. Ghazel, and D. Dallet, Top-down design process for continuous-time delta sigma modulators, 2008 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era, pp.1-5, 2008.
DOI : 10.1109/DTIS.2008.4540250

URL : https://hal.archives-ouvertes.fr/hal-00288053

M. Adiseno, H. Ismail, and . Olsson, A wide-band RF front-end for multi-band multi-standard high-linearity low-IF wireless receivers, IEEE Journal of Solid-State Circuits, vol.37, pp.1162-1168, 2002.

V. K. Dao, Q. D. Bui, and C. S. Park, A Multi-band 900MHz/1.8GHz/5.2GHz LNA for Reconfigurable Radio, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, pp.69-72, 2007.
DOI : 10.1109/RFIC.2007.380835

A. Koukab, Y. Lei, M. J. Declercq, and ". Wlan, 11a-b-g multistandard carrier generation system, IEEE Journal of Solid-State Circuits, vol.802, issue.41 7, pp.1513-1521, 2006.

A. Abeda, M. Ben-romdhane, and C. Rebai, High order single-bit delta sigma modulator for fractional-N frequency synthesis in multi-standard transceiver, 2008 2nd International Conference on Signals, Circuits and Systems, 2008.
DOI : 10.1109/ICSCS.2008.4746927

M. T. Terrovitis and R. G. Meyer, Intermodulation distortion in current-commutating CMOS mixers, IEEE Journal of Solid-State Circuits, vol.35, issue.10, pp.1461-1473, 2000.
DOI : 10.1109/4.871323

U. Ue, Radio Transmission and Reception (FDD), 3GPP TS 25, 2002.

H. Darabi, A 2.4-GHz CMOS transceiver for Bluetooth, IEEE Journal of Solid-State Circuits, vol.36, issue.12, pp.2016-2024, 2001.
DOI : 10.1109/4.972152

URL : https://hal.archives-ouvertes.fr/hal-01078765

D. Huang, S. Kao, and Y. Pang, A WiMAX Receiver with Variable Bandwidth of 2.5? 20 MHz and 93 dB Dynamic Gain Range in 0.13-µm CMOS Process, IEEE Radio Frequency Integrated Circuits Symposium, 2007.

P. Mak, U. Seng, and R. Martins, Analog-Baseband Architectures and Circuits for Multistandard and Low-Voltage Wireless Transceivers, pp.978-1402064326, 2007.

W. Kester, The Data Conversion Handbook, Newnes, 2004.

J. Reed, Software Radio: A Modern Approach to Radio Engineering, 2002.

C. Toumazou, G. Moschytz, and B. Gilbert, Trade-Offs in Analog Circuit Design, 2004.
DOI : 10.1007/b117184

C. C. Cutler, Transmission system employing quantization, U.S. Patent, issue.2, pp.927-962, 1954.

S. R. Norsworthy, R. Schreier, and G. C. Temes, Delta-sigma data converters -Theory, design, and simulation, 1997.

H. Inose, Y. Yasuda, and J. Murakami, A telemetering system by code modulation ?-modulation, IRE Transactions Space Electronics and Telemetry, vol.8, pp.204-209, 1962.

F. Jager, Delta modulation -a method of PCM transmission using the one unit code, Philips Research Report, vol.7, pp.442-466, 1952.

J. C. Candy, A use of double integration in sigma delta modulation, IEEE Transactions Communications, pp.249-258, 1985.

R. Shreier and G. C. Temes, Understanding Delta-Sigma Data Converters, 2004.
DOI : 10.1002/9781119258308

R. Schreier, An empirical study of high-order single-bit delta-sigma modulators, IEEE Transactions Circuits System II, pp.461-466, 1993.
DOI : 10.1109/82.242348

R. Adams, Design and implementation of an audio 18-bit analog-todigital converter using oversampling techniques, Journal Audio Engineering Society, pp.153-66, 1986.

M. W. Hauser and R. W. Brodersen, Circuit and technology considerations for MOS delta-sigma A/D converters, International Symposium Circuit System, pp.1310-1315, 1986.

P. Benabes, A. Gauthier, and R. Kielbasa, A Multistage Closed-loop Sigma-Delta modulator (MSCL), Analog Integrated Circuits and Signal Processing, pp.195-204, 1996.
DOI : 10.1007/BF00240484

L. E. Larson, T. Cataltepe, and G. C. Temes, Multibit oversampled ??-?? A/D convertor with digital error correction, Electronics Letters, vol.24, issue.16, pp.1051-1052, 1988.
DOI : 10.1049/el:19880715

J. C. Candy and G. C. Temes, Oversampling Delta-Sigma Data Converters, 1991.
DOI : 10.1109/9780470545461

J. Silva, U. K. Moon, and G. C. Temes, Low-distortion delta-sigma topologies for MASH architectures, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), pp.1144-1147, 2004.
DOI : 10.1109/ISCAS.2004.1328402

R. T. Baird and T. S. Fiez, Linearity enhancement of multibit ???? A/D and D/A converters using data weighted averaging, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.42, issue.12, pp.753-762, 1995.
DOI : 10.1109/82.476173

J. Nedved, J. Vanneuville, D. Gevaert, and J. Sevenhans, A transistor-only switched current sigma-delta A/D converter for a CMOS speech CODEC, IEEE Journal of Solid-State Circuits, vol.30, issue.7, pp.819-822, 1995.
DOI : 10.1109/4.391123

J. F. Jensen, G. Raghavan, A. E. Cosand, and R. H. Walden, A 3.2-GHz second-order delta-sigma modulator implemented in InP HBT technology, IEEE Journal of Solid-State Circuits, vol.30, issue.10, pp.1119-1127, 1995.
DOI : 10.1109/4.466070

URL : https://hal.archives-ouvertes.fr/hal-00916220

J. A. Cherry and W. M. Snelgrove, Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion: Theory, Practice and Fundamental Performance Limits, 2000.

R. Gregorian and G. C. , Analog MOS Integrated Circuits for Signal Processing, 1986.

O. Shoaei, Continuous-Time Delta-Sigma A/D Converters for High Speed Applications, 1995.

N. Wongkomet, A Comparison of Continuous-Time and Discrete- Time Sigma-Delta Modulators

P. Benabes, P. Aldebert, A. Yahia, and R. Kielbasa, Influence of the feedback DAC delay on continuous-time band-pass Sigma-Delta converter Electronic Letters, pp.292-293, 2000.

W. Gao, O. Shoaei, and W. M. Snelgrove, Excess loop delay effects in continuous-time delta-sigma modulators and the compensation solution, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97, pp.65-68, 1997.
DOI : 10.1109/ISCAS.1997.608531

F. Gerfers and M. Ortmanns, Continuous-Time Sigma-Delta A/D Conversion: Fundamentals, Performance Limits and Robust Implementations, pp.978-981, 2005.

J. A. Cherry and W. M. Snelgrove, Clock jitter and quantizer metastability in continuous-time delta-sigma modulators, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.46, issue.6, pp.661-676, 1999.
DOI : 10.1109/82.769775

L. Breems and J. H. Huijsing, Continuous-Time Sigma-Delta Modulation for A/D Conversion in Radio Receivers, 2001.

K. Martin, Complex Signal Processing is Not Complex, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.51, issue.9, pp.1823-1826, 2004.
DOI : 10.1109/TCSI.2004.834522

A. Sedra, W. Snelgrove, and R. Allen, Complex analog bandpass filters designed by linearly shifting real low-pass prototypes, Proceeding International Symposium Circuits and Systems, pp.1223-1226, 1985.

S. A. Jantzi, W. M. Snelgrove, and P. F. Ferguson, A fourth-order bandpass sigma-delta modulator, IEEE Journal of Solid-State Circuits, vol.28, issue.3, pp.282-291, 1993.
DOI : 10.1109/4.209995

O. Shoaei and W. M. Snelgrove, Optimal (Bandpass) Continuous- Time Sigma-Delta Modulator, International Symposium Circuits and Systems, pp.489-492, 1994.

N. Jouida, C. Rebai, D. Dallet, and A. , Comparative Study between Continuous-Time Real and Quadrature Bandpass Delta Sigma Modulator for Multistandard Radio Receiver, 2007 IEEE Instrumentation & Measurement Technology Conference IMTC 2007, 2007.
DOI : 10.1109/IMTC.2007.379036

URL : https://hal.archives-ouvertes.fr/hal-00180532

V. F. Dias, Complex-signal sigma-delta modulators for quadrature bandpass A/D conversion, Microelectronic Journal, pp.505-524, 1996.

S. A. Jantzi, K. Martin, and A. S. Sedra, Quadrature bandpass ???? modulation for digital radio, IEEE Journal of Solid-State Circuits, vol.32, issue.12, pp.1935-1949, 1997.
DOI : 10.1109/4.643651

S. Jantzi, K. Martin, and A. S. Sedra, The effects of mismatch in complex bandpass ???? modulators, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96, pp.227-230, 1996.
DOI : 10.1109/ISCAS.1996.539870

N. Jouida, C. Rebai, A. Ghazel, and D. Dallet, Design Strategy for High-Order Continuous-Time ?? Modulator for Multistandard Receiver, IEEE International Conference on Electronics Circuits and Systems (IEEEICECS05), pp.92-93
URL : https://hal.archives-ouvertes.fr/hal-00183661

G. Ushaw and S. Mclaughlin, On the stability and configuration of sigma delta modulators, Proceedings of IEEE International Symposium on Circuits and Systems, ISCAS '94, pp.349-352, 1994.
DOI : 10.1109/ISCAS.1994.409379

R. Baird and T. Fiez, Stability analysis of high-order delta-sigma modulation for ADC's, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.41, issue.1, pp.59-62, 1994.
DOI : 10.1109/82.275660

P. Benabes, M. Keramat, and R. Kielbasa, Synthesis and Analysis of Sigma?Delta Modulators Employing Continuous?Time Filters

R. Schreier and B. Zhang, Delta-sigma modulators employing continuous-time circuitry, IEEE Transactions Circuit and Systems I: Fundamental Theory and Applications, pp.324-332, 1996.
DOI : 10.1109/81.488811

H. Aboushady and M. Louerat, Systematic Approach for DT to CT Transformation of ?? Modulators, The IEEE International Symposium on Circuits and Systems (ISCAS'02), 2002.

J. A. Van-engelen, R. J. Van-de-plassche, E. Stikvoort, and A. G. Venes, A sixth-order continuous-time bandpass sigma-delta modulator for digital radio IF, IEEE Journal of Solid-State Circuits, vol.34, issue.12, pp.1753-1764, 1999.
DOI : 10.1109/4.808900

L. Louis, J. Abcarius, and G. W. Roberts, An Eight-order Bandpass ?? ??l Modulator For A/D Conversion In Digital Radio, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156), pp.423-431, 1999.
DOI : 10.1109/ISSCC.1998.672378

K. Philips, A 4.4 mW 76 dB complex ?? ADC for bluetooth receivers, IEEE International Solid-State Circuits Conference, pp.64-65, 2003.
URL : https://hal.archives-ouvertes.fr/in2p3-00023914

F. Henkel, U. Langmann, A. Hanke, S. Heinen, and E. Wagner, A 1-MHz-bandwidth second-order continuous-time quadrature bandpass sigma-delta modulator for low-IF radio receivers, IEEE Journal of Solid-State Circuits, vol.37, issue.12, pp.1628-1635, 2002.
DOI : 10.1109/JSSC.2002.804332

R. Schreier, N. Abaskharoun, and H. Shibata, A 375mW Quadrature Bandpass /spl Delta//spl Sigma/ ADC with 90dB DR and 8.5MHz BW at 44MHz, 2006 IEEE International Solid State Circuits Conference, Digest of Technical Papers, pp.64-65, 2006.
DOI : 10.1109/ISSCC.2006.1696043

O. Shoaei and W. M. Snelgrove, Design and Implementation of a Tunable 40 MHz-70MHz Gm-C Bandpass Delta-Sigma Modulator, IEEE Transaction Circuits and System, vol.44, issue.2, pp.521-530, 1997.

S. Reekmans, J. De-maeyer, P. Rombouts, and L. Weyten, Improved design method for continuous-time quadrature bandpass ADCs, Electronics Letters, vol.41, issue.8, pp.461-463, 2005.
DOI : 10.1049/el:20050270

N. Jouida, C. Rebai, A. Ghazel, and D. Dallet, The Image-Reject Continuous-Time Quadrature Bandpass Delta Sigma Modulator, International Workshop on ADC Modelling And Testing (IWADC)

T. Murayama and Y. Gendai, A top-down mixed-signal design methodology using a mixed-signal simulator and analog HDL, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition, pp.59-64, 1996.
DOI : 10.1109/EURDAC.1996.558078

F. Medeiro, B. Perez-verdli, and A. Rodriguez-vizquez, Top-Down Design of High-Performance Sigma-Delta Modulators, pp.978-978, 1999.
DOI : 10.1007/978-1-4757-3003-6

A. Malavasi, I. Sangiovanni-vincentelli, and . Vassiliou, A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits, 1997.
DOI : 10.1007/978-1-4757-2233-8_13

E. Chou and B. Sheu, Nanometer mixed-signal system-on-a-chip design, IEEE Circuits and Devices Magazine, pp.7-17, 2002.
DOI : 10.1109/MCD.2002.1021118

N. Chandra and G. Roberts, Top-down analog design methodology using Matlab and simulink, IEEE International Symposium on Circuits and Systems (ISCAS), pp.319-322, 2001.

K. Kundert, Principles of Top-Down Mixed Signal Design The Designers Guide Community, www.designers-guide.org, 2003.

G. G. Gielen, Modeling and analysis techniques for system-level architectural design of telecom front-ends, IEEE Transactions on Microwave Theory and Techniques, vol.50, issue.1, pp.360-368, 2002.
DOI : 10.1109/22.981287

G. G. Gielen, System-level design tools for RF communication ICs, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167), pp.422-426, 1998.
DOI : 10.1109/ISSSE.1998.738109

. Verilog-ams-language-reference and . Manual, Analog & Mixed-Signal Extensions to Verilog HDL, version 2.1. Accellera, 2003.

P. J. Ashenden, G. D. Peterson, and D. Teegarden, The Designer's Guide to VHDL-AMS, p.9781558607491, 2003.

J. E. Franca, Integrated circuit teaching through top-down design, IEEE Transactions on Education, vol.37, issue.4, pp.351-357, 1994.
DOI : 10.1109/13.330102

K. Kundert, H. Chang, D. Jefferies, G. Lamant, E. Malavasi et al., Design of mixed-signal systems-on-a-chip, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.19, issue.12, pp.1561-1571, 2000.
DOI : 10.1109/43.898832

N. Jouida, . Ch, A. Rebai, D. Ghazel, and . Dallet, Mixed-Signal Design Methodology for Continuous-Time Quadrature Bandpass ?? Modulator, IEEE International Conference on Microelectronics (ICM'2009), pp.19-22, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00567125

N. Jouida, . Ch, A. Rebai, D. Ghazel, and . Dallet, VHDL-AMS Modeling of Continuous-Time Complex Bandpass Delta Sigma Modulator, International Workshop on ADC Modelling And Testing (IWDAC'2007), pp.19-21, 2007.

W. Gao, O. Shoaei, and W. M. Snelgrove, Excess loop delay effects in continuous-time delta-sigma modulators and the compensation solution, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97, pp.65-68, 1997.
DOI : 10.1109/ISCAS.1997.608531

J. A. Cherry and W. M. Snelgrove, Clock jitter and quantizer metastability in continuous-time delta-sigma modulators, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.46, issue.6, pp.661-676, 1999.
DOI : 10.1109/82.769775

G. E. Box and M. E. Muller, A Note on the Generation of Random Normal Deviates, The Annals of Mathematical Statistics, vol.29, issue.2, pp.610-611, 1958.
DOI : 10.1214/aoms/1177706645

N. Jouida, . Ch, A. Rebai, D. Ghazel, and . Dallet, VHDL-AMS Modeling of Non-idealites Effects in Continuous-Time Quadrature Bandpass ?? Modulator, IEEE International Conference on Signals, Circuits and Systems (SCS'2009), pp.6-08, 2009.

R. Gregorian, Introduction to CMOS OP-AMPS and Comparators, 1999.

W. Boser, The design of sigma-delta modulation analog-to-digital converters, IEEE Journal of Solid-State Circuits, vol.23, issue.6, pp.1298-1308, 1988.
DOI : 10.1109/4.90025