.. Abstract-state-machine, 65 3.5.1 ASMs in a nutshell, p.68

A. Time, 73 3.6.1 Adding time in basic 75 3.6.1.1 No timed updates, States and Update Sets . . . . . . . . . . . . . . . . . . . 81 3.6.1.6 Transition rules and runs of the, p.85

T. Hierarchical and .. , 94 232 Appendix A: Code

A. N. Audsley, R. Burns, K. Davis, A. Tindell, and . Wellings, Fixed priority pre-emptive scheduling: An historical perspective, Real-Time Systems, vol.5, issue.4, pp.129-154, 1995.
DOI : 10.1007/BF01094342

N. Sergei, Y. Artëmov, G. Matiyasevich, A. Mints, and . Slissenko, Simulation of Timed Abstract State Machines with Predicate Logic Model- Checking, Ann. Pure Appl. Logic, vol.162, issue.3, pp.173-174, 2010.

M. Anlauff, XASM- An Extensible, Component-Based Abstract State Machines Language, Abstract State Machines -Theory and Applications, pp.69-90, 1912.
DOI : 10.1007/3-540-44518-8_6

[. Bernat, A. Colin, and S. Petters, pwcet: A tool for probabilistic worst-case execution time analysis of real-time systems, 2003.

T. Danì-ele-beauquier, A. Crolard, and . Slissenko, A Predicate Logic Framework for Mechanical Verification of Real-Time Abstract State State Machines: A Case Study with PVS, 2000.

. Benhamamouch, Calcul du pire temps d'execution -Methode formelle s'adaptant a la sophistication croissante des architectures materielles, 2011.
URL : https://hal.archives-ouvertes.fr/tel-00685866

A. Blass, Y. [. Gurevich, D. Burns, and . Griffin, The linear time hierarchy theorems for Abstract State Machines Predictability as an emergent behaviour, 4th Workshop on Compositional Theory and Technology for Real?Time Embedded Systems, pp.247-278, 1997.

P. Billingsley, Probability and Measure, 1995.

P. Billingsley, Convergence of Probability Measures, 1999.
DOI : 10.1002/9780470316962

S. Bünte and R. Kirner, The acquaintance of hardware timing effects: A sine qua non to validate temporal requirements in embedded real time systems, Junior Scientist Conference, 2008.

]. B. Bm09a, B. Benhamamouch, and . Monsuez, Computing worst-case execution time (wcet) by symbolically executing a time-accurate hardware model, International Journal of Design Analysis and Tools for Circuits and Systems, vol.1, issue.1, 2009.

B. Benhamamouch and . Monsuez, Computing worst case execution time ( WCET ) by Symbolically Executing a time-accurate Hardware Model, International MultiConference of Engineers and Computer Scientists, volume II, pp.3-8, 2009.

B. Benhamamouch, F. Monsuez, and . Védrine, Computing wcet using symbolic execution, Proceedings of the Second International Conference on Verification and Evaluation of Computer and Communication Systems, VECoS'08, pp.128-139, 2008.

]. E. Bor03 and . Borger, The asm refinement method, Formal Asp. of Comput, vol.15, issue.2- 3, pp.237-257, 2003.

V. Bertin, M. Poize, J. Pulou, and J. Sifakis, Towards validated real-time software, Proceedings 12th Euromicro Conference on Real-Time Systems. Euromicro RTS 2000, 2000.
DOI : 10.1109/EMRTS.2000.854003
URL : http://infoscience.epfl.ch/record/185014

A. Danì-ele-beauquier and . Slissenko, A First Order Logic for Specification of Timed Algorithms: Basic Properties and a Decidable Class, Annals of Pure and Applied Logic, vol.113, pp.1-313, 2002.

R. [. Borger and . Stark, The Abstract State Machines Method for High-Level System Design and Analysis, 2003.
DOI : 10.1007/978-1-84882-736-3_3

S. Bünte, M. Bünte, M. Zolda, and R. Kirner, A benchmarking suite for measurement-based WCET analysis tools Let's get less optimistic in measurement-based timing analysis, First International Conference on Software Testing, Verification and Validation (ICST) Proc. 6th International Symposium on Industrial Embedded Systems (SIES'11), 2008.

P. Cousot and R. Cousot, Abstract interpretation, Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages , POPL '77, pp.238-252, 1977.
DOI : 10.1145/512950.512973
URL : https://hal.archives-ouvertes.fr/hal-01108790

C. Cullmann, C. Ferdinand, G. Gebhard, D. Grund, C. Maiza-reineke et al., Predictability considerations in the design of multi-core embedded systems, Proceedings of Embedded Real Time Software and Systems, pp.36-42, 2010.

. Cgsh-+-12-]-l, L. Cucu-grosjean, M. Santinelli, C. Houston, T. Lo et al., Measurementbased probabilistic timing analysis for multi-path programs, Real-Time Systems (ECRTS), 2012 24th Euromicro Conference on, pp.91-101, 2012.

I. [. Colin and . Puaut, A modular and retargetable framework for tree-based WCET analysis, Proceedings 13th Euromicro Conference on Real-Time Systems, pp.37-44, 2001.
DOI : 10.1109/EMRTS.2001.933995

[. Chattopadhyay and A. Roychoudhury, Unified Cache Modeling for WCET Analysis and Layout Optimizations, 2009 30th IEEE Real-Time Systems Symposium, pp.1-4, 2009.
DOI : 10.1109/RTSS.2009.20
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.150.9382

[. Chattopadhyay and A. Roychoudhury, Scalable and precise refinement of cache timing analysis via model checking Abhik Roychoudhury, and Tulika Mitra. Modeling shared cache and bus in multi-cores for timing analysis, Proceedings of the Bibliography 2011 IEEE 32nd Real-Time Systems Symposium, RTSS '11 Proceedings of the 13th International Workshop on Software 38; Compilers for Embedded Systems, SCOPES '10, pp.193-2031, 2010.

A. [. Casparsson, K. Rajnak, P. Tindell, and . Malmberg, Volcano ? a revolution in on-board communications, Technical Report, vol.1, pp.9-19, 1998.

J. Cohen and A. Slissenko, Implementation of Sturdy Real-Time Abstract State Machines by Machines with Delays Organized by National Academy of Science of Armenia in cooperation with Test Technology Technical Council of IEEE Computer Society, Proc. of the 6th Intern . Conf. on Computer Science and Information TechnologyCul06] C. Cullmann. Statische Berechnung sicherer Schleifengrenzen auf Maschinencode, 2006.

[. Drach, A. Seznec, and D. Windheiser, Direct-mapped versus set-associative pipelined caches, Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, PACT '95, pp.79-88, 1995.
URL : https://hal.archives-ouvertes.fr/inria-00074415

[. Eisinger, I. Polian, B. Becker, A. Metzner, S. Thesing et al., Automatic Identification of Timing Anomalies for Cycle-Accurate Worst-Case Execution Time Analysis, 2006 IEEE Design and Diagnostics of Electronic Circuits and systems, pp.15-20, 2006.
DOI : 10.1109/DDECS.2006.1649563

[. Otawa, A framework for experimenting WCET computations, 2006.

[. Ferdinand and R. Heckmann, Worst-Case Execution Time - A Tool Provider's Perspective, 2008 11th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC), 2000.
DOI : 10.1109/ISORC.2008.16

J. Ganssle, Really real-time systems, Proc. Embedded Systems Conference San Fransisco (ESC SF), 2001.

]. T. Gau95 and . Gaul, An Abstract State Machine specification of the DEC-Alpha Processor Family, 1995.

Y. Gurevich, . Jamesk, and . Huggins, The railroad crossing problem: An experiment with instantaneous actions and immediate reactions, Lecture Notes in Computer Science, vol.1092, pp.266-290, 1996.
DOI : 10.1007/3-540-61377-3_43

S. Graf and A. Prinz, Time in State Machines, Fundamenta Informaticae, vol.77, issue.12, pp.143-174, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00232812

]. Y. Gur95a and . Gurevich, Evolving Algebras 1993: Lipari Guide, Specification and Validation Methods, 1995.

Y. Gurevich, Evolving algebras 1993: Lipari guide, pp.9-36, 1995.

Y. Gurevich, Sequential abstract-state machines capture sequential algorithms, ACM Transactions on Computational Logic, vol.1, issue.1, 2000.
DOI : 10.1145/343369.343384
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.146.3017

G. Goos and W. Zimmermann, Verifying Compilers and ASMs or ASMs for Uniform Description of Multistep Transformations, 2000.
DOI : 10.1007/3-540-44518-8_11

K. James, D. Huggins, and . Van-campenhout, Specification and Verification of Pipelining in the ARM2 RISC Microprocessor, ACM Transactions on Design Automation of Electronic Systems, vol.3, pp.563-580, 1997.

A. Holzer, V. Januzaj, S. Kugele, and B. Langer, Christian Schallhart, Michael Tautschnig, and Helmut Veith. Seamless testing for models and code, 2011.

M. [. Heckmann, S. Langenbach, R. Thesing, and . Wilhelm, The influence of processor architecture on the design and the results of WCET tools, Proceedings of the IEEE, pp.1038-1054, 2003.
DOI : 10.1109/JPROC.2003.814618

D. Hardy and I. Puaut, WCET analysis of multi-level noninclusive set-associative instruction caches, Proceedings of the 2008 Real- Time Systems Symposium, RTSS '08, pp.456-466, 2008.

D. Hardy and I. Puaut, Estimation of cache related migration delays for multi-core processors with shared instruction caches Using bypass to tighten WCET estimates for multi-core processors with shared instruction caches, 17th International Conference on Real-Time and Network Systems Proceedings of the 2009 30th IEEE Real-Time Systems Symposium, RTSS '09, pp.45-54, 2009.

A. Holzer, C. Schallhart, M. Tautschnig, and H. Veith, FShell: Systematic Test Case Generation for Dynamic Analysis and Measurement, Proceedings of the 20th International Conference on Computer Aided Verification, 2008.
DOI : 10.1007/978-3-540-70545-1_20

A. Holzer, C. Schallhart, M. Tautschnig, and H. Veith, Query-Driven Program Testing, Proceedings of the Tenth International Conference on Verification, Model Checking, and Abstract Interpretation, pp.151-166, 2009.
DOI : 10.1007/978-3-540-93900-9_15

A. Holzer, C. Schallhart, M. Tautschnig, and H. Veith, How did you specify your test suite, Proceedings of the IEEE/ACM international conference on Automated software engineering, ASE '10, pp.407-416, 2010.
DOI : 10.1145/1858996.1859084

A. Holzer, C. Schallhart, M. Tautschnig, and H. Veith, An Introduction to Test Specification in FQL, Proceedings of Haifa Verification Conference, pp.9-22, 2010.
DOI : 10.1007/978-3-642-19583-9_5

[. Ibm, PowerPC User Instruction Set Architecture -Book I, 2.02 edition [Int10] International Electrotechnical Commission. IEC 61508 Functional safety of electrical/electronic/programmable electronic safety-related systems, 2005.

A. Ive, Runtime performance evaluation of embedded software, Presented at the Eighth Nordic Workshop on Programming Environment Research, 1998.

R. [. Jersak, R. Henia, and . Ernst, Context-aware performance analysis for efficient embedded system design, Proceedings Design, Automation and Test in Europe Conference and Exhibition, 2004.
DOI : 10.1109/DATE.2004.1269031
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.58.4085

D. Kästner and C. Ferdinand, Static verification of non-functional software requirements in the ISO-26262, Automotive -Safety & Security 2012, Sicherheit und Zuverlässigkeit für automobile Informationstechnik , 14.-15, pp.39-53, 2012.

. Kfm-+-11-]-timon, H. Kelter, P. Falk, S. Marwedel, A. Chattopadhyay et al., Bus-aware multicore WCET analysis through TDMA offset bounds, Proceedings of the 2011 23rd Euromicro Conference on Real-Time Systems, pp.3-12, 2011.

J. C. King, Symbolic execution and program testing, Communications of the ACM, vol.19, issue.7, pp.385-394, 1976.
DOI : 10.1145/360248.360252

[. Kadlec, R. Kirner, and P. Puschner, Avoiding Timing Anomalies Using Code Transformations, 2010 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, pp.123-132, 2010.
DOI : 10.1109/ISORC.2010.27

]. R. Kkply, A. Kirner, P. Kadlec, and . Puschner, Precise worst-case execution time analysis for processors with timing anomalies, Real-Time Systems, 2009. ECRTS '09. 21st Euromicro Conference on, pp.119-128

R. Kirner and M. Zolda, Compiler support for measurementbased timing analysis, Proc. 11th International Workshop on Worst-Case Execution Time Analysis, 2011.

Y. Liang, H. Ding, T. Mitra, A. Roychoudhury, Y. Li et al., Timing analysis of concurrent programs running on shared cache multi-cores. Real-Time Syst, pp.638-680, 2012.

B. Lisper, SWEET ??? A Tool for WCET Flow Analysis (Extended Abstract), Lecture Notes in Computer Science, vol.8803, pp.482-485, 2014.
DOI : 10.1007/978-3-662-45231-8_38

]. C. Ll73a, J. Liu, and . Layland, Scheduling algorithms for multiprogramming in a hard real-time environment, Journal of the ACM, vol.20, pp.46-61, 1973.

]. C. Ll73b, J. W. Liu, and . Layland, Scheduling algorithms for multiprogramming in a hard-real-time environment, Journal of the ACM, vol.20, pp.46-61, 1973.

[. Li, Y. Liang, T. Mitra, and A. Roychoudhury, Chronos: A timing analyzer for embedded software, Science of Computer Programming, 2007.
DOI : 10.1016/j.scico.2007.01.014

Y. Lu, T. Nolte, I. Bate, and L. Cucu-grosjean, A trace-based statistical worst-case execution time analysis of component-based real-time embedded systems, ETFA2011, pp.1-4, 2011.
DOI : 10.1109/ETFA.2011.6059190

P. [. Larsen, W. Pettersson, . Yils99a-]-t, P. Lundqvist, and . Stenstrom, Uppaal in a nutshell, International Journal on Software Tools for Technology Transfer, vol.1, issue.1-2, pp.134-152183, 1997.
DOI : 10.1007/s100090050010

T. Lundqvist and P. Stenström, Timing anomalies in dynamically scheduled microprocessors, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), p.12, 1999.
DOI : 10.1109/REAL.1999.818824

]. T. Lun02 and . Lundqvist, A WCET Analysis Method for Pipelined Microprocessors with Cache Memories, 2002.

E. [. Melani, L. Noulard, and . Santinelli, Learning from probabilities: Dependences within real-time systems, 2013 IEEE 18th Conference on Emerging Technologies & Factory Automation (ETFA), 2013.
DOI : 10.1109/ETFA.2013.6648013

[. Muller, J. Ruf, and W. Rosenstiel, An ASM Based SystemC Simulation Semantics, SystemC, pp.97-126, 2004.
DOI : 10.1007/0-306-48735-7_4

]. F. Mue94 and . Mueller, Static cache simulation and its applications, 1994.

K. [. Ouimet and . Lundqvist, The timed abstract state machine language: Abstract state machines for real-time system engineering, JUCS, 2007.

M. Ouimet and K. Lundqvist, The Timed Abstract State Machine Language: Abstract State Machines for Real-Time System Engineering, Journal of Universal Computer Science, vol.14, issue.12, pp.2007-2033, 2008.

. [. Paun and B. Monsuez, Adaptable and Precise Worst Case Execution Time Estimation Tool, LCTES WiP Session, p.4, 2012.
URL : https://hal.archives-ouvertes.fr/hal-01214943

N. [. Paun, B. Harrath, and . Monsuez, A WCET Estimation Workflow Based on the TWSA Model of SystemC Designs, The 32nd IEEE Real- Time Systems Symposium, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00672884

G. D. Plotkin, A structural approach to operational semantics, J. Log. Algebr. Program, pp.60-6117, 2004.

]. V. Pmb13a, B. Paun, P. Monsuez, and . Baufreton, Hierarchical Timed Abstract State Machines for Hard Real-Time Embedded Processors, VECoS, p.12, 2013.

]. V. Pmb13b, B. Paun, P. Monsuez, and . Baufreton, Hierarchical Timed Symbolic Abstract State Machines for precise WCET estimation, RTCSA WiP, 2013.

]. V. Pmb13c, B. Paun, P. Monsuez, and . Baufreton, On the Determinism of Multicore Processors, 1st French Singaporean Workshop on Formal Methods and Applications (FSFMA 2013), volume 31 of OpenAccess Series in Informatics (OASIcs), pp.32-46, 2013.

I. Puaut and C. Pais, Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison, 2007 Design, Automation & Test in Europe Conference & Exhibition, pp.1484-1489, 2007.
DOI : 10.1109/DATE.2007.364510
URL : https://hal.archives-ouvertes.fr/inria-00105010

M. Paolieri, E. Quiñones, F. J. Cazorla, G. Bernat, and M. Valero, Hardware support for WCET analysis of hard real-time multicore systems, ACM SIGARCH Computer Architecture News, vol.37, issue.3, pp.57-68, 2009.
DOI : 10.1145/1555815.1555764

W. Pugh, The Omega test: a fast and practical integer programming algorithm for dependence analysis, Proceedings of the 1991 ACM/IEEE conference on Supercomputing , Supercomputing '91, pp.4-13, 1991.
DOI : 10.1145/125826.125848

J. Reineke, Caches in WCET Analysis: Predictability -Competitiveness - Sensitivity, 2009.

J. Reineke, D. Grund, C. Berg, and R. Wilhelm, Timing predictability of cache replacement policies. Real-Time Syst, pp.99-122, 2007.

J. Reineke and R. Sen, Sound and Efficient WCET Analysis in the Presence of Timing Anomalies, 9th International Workshop on Worst-Case Execution Time Analysis of OpenAccess Series in Informatics (OASIcs) Schloss Dagstuhl?Leibniz-Zentrum fuer Informatik. also published in print by Austrian Computer Society (OCG) with, pp.1-11, 2009.

B. Reineke, S. Wachter, R. Thesing, I. Wilhelm, J. Polian et al., A definition and classification of timing anomalies, 6th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, 2006.

M. Schoeberl, Time-predictable Cache Organization, 2009 Software Technologies for Future Dependable Distributed Systems, pp.11-16, 2009.
DOI : 10.1109/STFSSD.2009.10

[. Schoeberl, B. Huber, and W. Puffitsch, Data cache organization for accurate timing analysis. Real-Time Systems, pp.11241-11253

P. [. Slissenko and . Vasilyev, Simulation of timed abstract state machines with predicate logic model-checking, JUCS, 2007.

S. Thesing, Safe and Precise WCET Determination by Abstract Interpretation of Pipeline Models, p.66041, 2004.

D. /. Faa, Department of Transportation Federal Aviation Administration. Microprocessor Evaluations for Safety-Critical, Real-Time Applications: Authority for Expenditure No, 2011.

X. Vera, B. Lisper, and J. Xue, Data caches in multitasking hard real-time systems, Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748), p.154, 2003.
DOI : 10.1109/REAL.2003.1253263

C. Weems and S. Dropsho, Real-time risc processing, 1995.

R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, D. Whalley et al., The worst-case execution-time problem???overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems, vol.7, issue.3, 2008.
DOI : 10.1145/1347375.1347389

]. I. Wkpr05a, R. Wenzel, P. Kirner, B. Puschner, and . Rieder, Principles of timing anomalies in superscalar processors, Quality Software, 2005. (QSIC 2005). Fifth International Conference on, pp.295-303, 2005.

[. Wenzel, R. Kirner, P. Puschner, and B. Rieder, Principles of Timing Anomalies in Superscalar Processors, Fifth International Conference on Quality Software (QSIC'05), pp.295-306, 2005.
DOI : 10.1109/QSIC.2005.49

E. Michael, M. S. Wolf, and . Lam, A data locality optimizing algorithm, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, PLDI '91, pp.30-44, 1991.

[. Wolf, J. Staschulat, and R. Ernst, Hybrid cache analysis in running time verification of embedded software. Design Automation for Embedded Systems, pp.271-295, 2002.

[. Wilhelm and B. Wachter, Abstract Interpretation with Applications to Timing Validation, Proceedings of the 20th International Conference on Computer Aided Verification, CAV '08, pp.22-36, 2008.
DOI : 10.1007/978-3-540-70545-1_6
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.156.5436

]. S. You82 and . Young, Real Time Languages: Design and Development, Elis Herwood, 1982.

J. Yan and W. Zhang, Hybrid multi-core architecture for boosting single-threaded performance, ACM SIGARCH Computer Architecture News, vol.35, issue.1, pp.141-148, 2007.
DOI : 10.1145/1241601.1241603

J. Yan and W. Zhang, WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches, 2008 IEEE Real-Time and Embedded Technology and Applications Symposium, pp.80-89, 2008.
DOI : 10.1109/RTAS.2008.6

M. Zolda, S. Bünte, and R. Kirner, Context-Sensitivity in IPET for Measurement-Based Timing Analysis, 4th International Symposium On Leveraging Applications of Formal Methods, Verification and Validation (ISoLA'10), 2010.
DOI : 10.1007/978-3-642-16561-0_45

[. Zolda, S. Bünte, and R. Kirner, Context-Sensitive Measurement-Based Worst-Case Execution Time Estimation, 2011 IEEE 17th International Conference on Embedded and Real-Time Computing Systems and Applications, 2011.
DOI : 10.1109/RTCSA.2011.73

M. Zolda and R. Kirner, Divide and measure: Cfg segmentation for the measurement-based analysis of resource consumption, Junior Scientist Conference, pp.117-118, 2008.

M. Zolda, INFER: Interactive timing profiles based on bayesian networks, Proc. 8th International Workshop on Worst-Case Execution Time Analysis, 2008.

W. Zhang and J. Yan, Accurately Estimating Worst-Case Execution Time for Multi-core Processors with Shared Direct-Mapped Instruction Caches, 2009 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, pp.455-463, 2009.
DOI : 10.1109/RTCSA.2009.55