5 résultats  enregistrer la recherche


...
hal-00325417v3  Communication dans un congrès
Laurent SauvageSylvain GuilleyJean-Luc DangerYves MathieuMaxime NassarSuccessful Attack on an FPGA-based WDDL DES Cryptoprocessor Without Place and Route Constraints.
Design, Automation & Test in Europe Conference & Exhibition, 2009. DATE '09., Apr 2009, NICE, France. pp.640-645, 2009
...
hal-00259153v5  Communication dans un congrès
Sylvain GuilleyLaurent SauvageJean-Luc DangerTarik GrabaYves MathieuEvaluation of Power-Constant Dual-Rail Logic as a Protection of Cryptographic Applications in FPGAs
IEEE Press. Secure System Integration and Reliability Improvement, Jul 2008, Yokohama, Japan. IEEE, pp.16-23, 2008, IEEE Reliability &IEEE Systems, Man and Cybernetics Society. <10.1109/SSIRI.2008.31>
...
hal-00411843v3  Communication dans un congrès
Shivam BhasinJean-Luc DangerFlorent FlamentTarik GrabaSylvain Guilley et al.  Combined SCA and DFA Countermeasures Integrable in a FPGA Design Flow
IEEE Computer Society. ReConFig, Dec 2009, Cancún, Mexico. IEEE, pp.213 - 218, 2009, <10.1109/ReConFig.2009.50>
...
hal-00283405v5  Communication dans un congrès
Sylvain GuilleyFlorent FlamentYves MathieuRenaud PacaletSecurity Evaluation of a Balanced Quasi-Delay Insensitive Library (SecLib)
IEEE Press. Conference on Design of Circuits and Integrated Systems, Nov 2008, Grenoble, France. 6 p., ISBN: 978-2-84813-124-5, 2008