5 résultats  enregistrer la recherche


lirmm-01248587v1  Communication dans un congrès
Lun YangYuanqing ChengYuhao WangHao YuWeisheng Zhao et al.  A body-biasing of readout circuit for STT-RAM with improved thermal reliability
ISCAS: International Symposium on Circuits and Systems, May 2015, Lisbon, Portugal. pp.1530-1533, 2015, <10.1109/ISCAS.2015.7168937>
lirmm-01248593v1  Communication dans un congrès
Xiaolong ZhangYuanqing ChengWeisheng ZhaoYouguang ZhangAida Todri-SanialExploring potentials of perpendicular magnetic anisotropy STT-MRAM for cache design
Solid-State and Integrated Circuit Technology (ICSICT), 2014 12th IEEE International Conference on, 2014, Unknown, Unknown or Invalid Region. pp.1-3, 2014, <10.1109/ICSICT.2014.7021342>
...
lirmm-01446275v1  Communication dans un congrès
Liuyang ZhangAida Todri-SanialWang KangYouguang ZhangLionel Torres et al.  Quantitative evaluation of reliability and performance for STT-MRAM
ISCAS: International Symposium on Circuits and Systems, May 2016, Montréal, QC, Canada. IEEE, http://iscas2016.org, pp.1150-1153, 2016, <http://iscas2016.org>. <10.1109/ISCAS.2016.7527449>
lirmm-01248586v1  Communication dans un congrès
Bi WuYuanqing ChengYing WangAida Todri-SanialGuangyu Sun et al.  An architecture-level cache simulation framework supporting advanced PMA STT-MRAM
NANOARCH: Nanoscale Architectures, Jun 2015, Boston, MA, United States. Nanoscale Architectures (NANOARCH), 2015 IEEE/ACM International Symposium on, pp.7-12, 2015, <10.1109/NANOARCH.2015.7180576>