Skip to Main content Skip to Navigation
Journal articles

Error-Tolerant Reconfigurable VDD 10T SRAM Architecture for IoT Applications

Abstract : This paper proposes an error-tolerant reconfigurable VDD (R-VDD) scaled SRAM architecture, which significantly reduces the read and hold power using the supply voltage scaling technique. The data-dependent low-power 10T (D2LP10T) SRAM cell is used for the R-VDD scaled architecture with the improved stability and lower power consumption. The R-VDD scaled SRAM architecture is developed to avoid unessential read and hold power using VDD scaling. In this work, the cells are implemented and analyzed considering a technologically relevant 65 nm CMOS node. We analyze the failure probability during read, write, and hold mode, which shows that the proposed D2LP10T cell exhibits the lowest failure rate compared to other existing cells. Furthermore, the D2LP10T cell design offers 1.66×, 4.0×, and 1.15× higher write, read, and hold stability, respectively, as compared to the 6T cell. Moreover, leakage power, write power-delay-product (PDP), and read PDP has been reduced by 89.96%, 80.52%, and 59.80%, respectively, compared to the 6T SRAM cell at 0.4 V supply voltage. The functional improvement becomes even more apparent when the quality factor (QF) is evaluated, which is 458× higher for the proposed design than the 6T SRAM cell at 0.4 V supply voltage. A significant improvement of power dissipation, i.e., 46.07% and 74.55%, can also be observed for the R-VDD scaled architecture compared to the conventional array for the respective read and hold operation at 0.4 V supply voltage.
Complete list of metadata

https://hal-lirmm.ccsd.cnrs.fr/lirmm-03376967
Contributor : Isabelle Gouat Connect in order to contact the contributor
Submitted on : Wednesday, October 13, 2021 - 7:42:57 PM
Last modification on : Friday, October 22, 2021 - 3:07:43 PM

File

electronics-10-01718.pdf
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Collections

Citation

Neha Gupta, Ambika Prasad Shah, Sajid Khan, Santosh Kumar Vishvakarma, Michael Waltl, et al.. Error-Tolerant Reconfigurable VDD 10T SRAM Architecture for IoT Applications. Electronics, MDPI, 2021, 10 (14), pp.1718. ⟨10.3390/electronics10141718⟩. ⟨lirmm-03376967⟩

Share

Metrics

Record views

66

Files downloads

9