, val exec = Executors.newFixedThreadPool(cc)

, 32).map { id-> ThreadA(id) }

, Leap.rec(cc, {exec.invokeAll(tasks)} )

, private inner class ThreadA(private val seed: Long) 10. : Callable<Boolean> { 11. var sum: Long = 0 12. val iter: Long = 300000 13. var rand: Random = Random

, Boolean? { 17. for (i in 0..iter) { 18. sum += rand.nextInt() + rand.nextInt() map = Collections.synchronizedMap( 2. HashMap<Int, Int>(

V. Executors, newFixedThreadPool(cc) 6. val tasks = (0..50000).map { id-> ThreadB(id) }

, } 10. 11. private inner class ThreadB(private val seed: Long) 12. : Callable<Boolean> { 13. val insertions: Int = 3 14, Leap.rec(cc, {exec.invokeAll(tasks)} ) 8. exec.shutdown(, p.9

M. Zahran, Heterogeneous computing: Here to stay, Queue, vol.14, issue.6, p.42, 2016.

R. Buchty, V. Heuveline, W. Karl, and J. Weiss, A survey on hardware-aware and heterogeneous computing on multicore processors and accelerators, Concurrency and Computation: Practice and Experience, vol.24, issue.7, pp.663-675, 2012.

P. Greenhalgh, Big.LITTLE processing with ARM cortex-A15 & cortex-A7, pp.1-8, 2011.

J. Nickolls and W. J. Dally, The GPU computing era, IEEE Micro, vol.30, pp.56-69, 2010.

, Digital Signal Processing Handbook, 1997.

R. Nishtala, P. M. Carpenter, V. Petrucci, and X. Martorell, Hipster: Hybrid task manager for latency-critical cloud workloads, HPCA, pp.409-420, 2017.

V. Petrucci, O. Loques, D. Mossé, R. Melhem, N. A. Gazala et al., Energy-efficient thread assignment optimization for heterogeneous multicore systems, ACM Trans. Embed. Comput. Syst, vol.14, issue.1, pp.1-15, 2015.

R. Vallée-rai, P. Co, E. Gagnon, L. Hendren, P. Lam et al., Soot-a java bytecode optimization framework, p.13, 1999.

A. Canino and Y. D. Liu, Proactive and adaptive energy-aware programming with mixed typechecking, PLDI, pp.217-232, 2017.

M. Linares-vásquez, G. Bavota, C. Bernal-cárdenas, R. Oliveto, M. D. Penta et al., Mining energy-greedy api usage patterns in android apps: An empirical study, MSR, pp.2-11, 2014.

J. L. Neto, D. F. Macedo, and J. M. Nogueira, A location aware decision engine to offload mobile computation to the cloud, Network Operations and Management Symposium, pp.831-838, 2016.

T. Bessa, P. Quintão, M. Frank, and F. M. Pereira, JetsonLeap: A framework to measure energy-aware code optimizations in embedded and heterogeneous systems, Brazilian Symposium on Programming Languages, pp.16-30, 2016.

T. Bessa, G. Gull, P. Q. , M. Frank, J. Nacif et al., JetsonLEAP: A framework to measure power on a heterogeneous system-on-a-chip device, Science of Computer Programming, vol.33, issue.1, pp.1-37, 2017.

P. A. Peterson, D. Singh, W. J. Kaiser, and P. L. Reiher, Investigating energy and security trade-offs in the classroom with the Atom LEAP testbed, Conference On Cyber Security Experimentation and Test. USENIX, pp.1-11, 2011.

W. Weimer and G. C. Necula, Exceptional situations and program reliability, ACM Trans. Program. Lang. Syst, vol.30, issue.2, pp.1-8, 2008.

T. Yuki and S. V. Rajopadhye, Folklore confirmed: Compiling for speed = compiling for energy, International Workshop on Languages and Compilers for Parallel Computing, pp.169-184, 2013.

H. Cherupalli, H. Duwe, W. Ye, R. Kumar, and J. Sartori, Determining application-specific peak power and energy requirements for ultra-low power processors, ASPLOS, pp.3-16, 2017.

G. Pinto, F. Castor, and Y. D. Liu, Understanding energy behaviors of thread management constructs, OOPSLA, pp.345-360, 2014.

M. J. Walker, S. Diestelhorst, A. Hansson, A. Das, S. Yang et al., Accurate and stable run-time power modeling for mobile and embedded cpus, IEEE Trans. on CAD of Integrated Circuits and Systems, vol.36, issue.1, pp.106-119, 2017.

S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen et al., McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures, pp.469-480, 2009.

S. K. Rethinagiri, O. Palomar, R. Ben-atitallah, S. Niar, O. Unsal et al., System-level power estimation tool for embedded processor based platforms, RAPIDO, vol.5, pp.1-5, 2014.

A. Butko, F. Bruguier, A. Gamatié, G. Sassatelli, D. Novo et al., Full-system simulation of big.little multicore architecture for performance and energy exploration," in MCSoC, pp.201-208, 2016.
URL : https://hal.archives-ouvertes.fr/lirmm-01418745