Evaluating the Robustness of Secure Triple Track Logic Through Prototyping - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2008

Evaluating the Robustness of Secure Triple Track Logic Through Prototyping

Résumé

Side channel attacks are known to be efficient techniques to retrieve secret data. Within this context, this paper proposes to prototype a logic called Secure Triple Track Logic (STTL) on FPGA and evaluate its robustness against power analyses. More precisely, the paper aims at demonstrating that the basic concepts on which this logic leans are valid and may provide interesting design guidelines to obtain secure circuits.
Fichier principal
Vignette du fichier
SBCCI_2008_camera_ready_final.pdf (507.24 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

lirmm-00373516 , version 1 (06-04-2009)

Identifiants

Citer

Rafael A. Soares, Ney Calazans, Victor Lomné, Philippe Maurine, Lionel Torres, et al.. Evaluating the Robustness of Secure Triple Track Logic Through Prototyping. SBCCI'08: Symposium on Integrated Circuits and Systems Design, Sep 2008, Gramado, Brazil, France. pp.193-198, ⟨10.1145/1404371.1404425⟩. ⟨lirmm-00373516⟩
138 Consultations
402 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More