T. Chelcea, A. Bardsley, D. A. Edwards, and S. M. Nowick, A Burst-Mode Oriented BackEnd for the Balsa Synthesis System, Proceedings of DATE '02, pp.330-337, 2002.

J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers, IEICE Transactions on Information and Systems, issue.3, pp.315-325, 1997.

M. Renaudin, Tutorial given at the 8 th international Symposium on

, Advanced Research in Asynchronous Circuits and Systems, 2002.

T. Sakurai and A. R. Newton, Alpha-power model, and its application to CMOS inverter delay and other formulas, J. of Solid State Circuits, vol.25, pp.584-594, 1990.

P. Maurine, M. Rezzoug, N. Azemard, and D. Auvergne, Transition Time modelling in Deep Submicron CMOS, IEEE trans. on CAD of IC and Systems, vol.21, p.11, 2002.

, >@ % 6 &KHUNDXHU ( * )ULHGPDQ $ 8QLILHG 'HVLJQ 0HWKRGRORJ\ IRU &026 7DSHUHG %XIIHUV ,((( 7UDQVDFWLRQV RQ 9

N. Hedenstierna and K. O. Jeppson, CMOS Circuit Speed and Buffer Optimization, IEEE transactions on CAD, vol.2, issue.6, pp.270-281, 1987.

C. Piguet and J. Zhand, Electrical Design of Dynamic and Static Speed Independent CMOS Circuits from Signal Transistion Graphs" PATMOS '98, pp.357-366, 1998.

I. Sutherland, B. Sproull, and D. Harris, Logical Effort: Designing Fast CMOS Circuits, 1999.

C. and M. N. Conway, Introduction to VLSI systems, Reading MA, 1980.

M. Renaudin, Microelectronics for Telecommunications : managing high complexity and mobility, MIGAS 2000), vol.54, pp.133-149, 2000.