Skip to Main content Skip to Navigation
Journal articles

Securing Scan Control in Crypto Chips

Abstract : The design of secure ICs requires fulfilling means conforming to many design rules in order to protect access to secret data. On the other hand, designers of secure chips cannot neglect the testability of their chip since high quality production testing is primordial to a good level of security. However, security requirements may be in conflict with test needs and testability improvement techniques that increase both observability and controllability. In this paper, we propose to merge security and testability requirements in a control-oriented design for security scan technique. The proposed security scan design methodology induces an adaptation of two main aspects of testability technique design: protection at protocol level and at scan path level. Without loss of generality, the proposed solution is evaluated on a simple crypto chip in terms of security and design cost.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00186353
Contributor : Bruno Rouzeyre <>
Submitted on : Thursday, November 8, 2007 - 5:26:37 PM
Last modification on : Tuesday, December 18, 2018 - 1:18:11 PM

Links full text

Identifiers

Collections

Citation

David Hely, Frédéric Bancel, Marie-Lise Flottes, Bruno Rouzeyre. Securing Scan Control in Crypto Chips. Journal of Electronic Testing, Springer Verlag, 2007, 23 (5), pp.457-464. ⟨10.1007/s10836-007-5000-z⟩. ⟨lirmm-00186353⟩

Share

Metrics

Record views

415