Integer multiplication and division on the HP Precision Architecture, IEEE Transactions on Computers, vol.37, issue.8, pp.980-990, 1988. ,
DOI : 10.1109/12.2248
A SIGNED BINARY MULTIPLICATION TECHNIQUE, The Quarterly Journal of Mechanics and Applied Mathematics, vol.4, issue.2, pp.236-240, 1951. ,
DOI : 10.1093/qjmam/4.2.236
Multiplication by integer constants, Software: Practice and Experience, vol.6, issue.7, pp.641-652, 1986. ,
DOI : 10.1002/spe.4380160704
Some Optimizations of Hardware Multiplication by Constant Matrices, Proc. 16th IEEE Symp. Computer Arithmetic (ARITH 16, pp.20-27, 2003. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00113092
Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.15, issue.2, pp.151-165, 1996. ,
DOI : 10.1109/43.486662
Advanced Computer Arithmetic Design, 2001. ,
Subexpression sharing in filters using canonic signed digit multipliers, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.43, issue.10, pp.677-688, 1996. ,
DOI : 10.1109/82.539000
Fast Integer Multipliers Fit in FPGAs, EDN Magazine, 1994. ,
DCT Implementation with Distributed Arithmetic, IEEE Trans. Computers, vol.50, issue.9, pp.985-991, 2001. ,
FIR Filters with Punctured Radix-8 Symmetric Coefficients: Design and Multiplier-Free Realizations, Circuits, Systems & Signal Processing, vol.21, issue.4, pp.345-367, 2002. ,
DOI : 10.1007/s00034-002-0716-z
On the design and implementation of FIR and IIR digital filters with variable frequency characteristics, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.49, issue.11, pp.689-703, 2002. ,
DOI : 10.1109/TCSII.2002.807574
Multiplierless perfect reconstruction modulated filter banks with sum-of-powers-of-two coefficients, IEEE Signal Processing Letters, vol.8, issue.6, pp.163-166, 2001. ,
DOI : 10.1109/97.923040
Theory and applications of the double-base number system, IEEE Transactions on Computers, vol.48, issue.10, pp.1098-1106, 1999. ,
DOI : 10.1109/12.805158
Multiplier-free realizations for FIR multirate converters based on mixed-radix number representation, IEEE Transactions on Signal Processing, vol.45, issue.4, pp.880-890, 1997. ,
DOI : 10.1109/78.564176
Evolutionary graph generation system with transmigration capability and its application to arithmetic circuit synthesis, IEE Proceedings - Circuits, Devices and Systems, vol.149, issue.2, pp.97-104, 2002. ,
DOI : 10.1049/ip-cds:20020261
Multiplication by Integer Constants, technical report, 1994. ,
Multiplier Optimization for Small Sets Of Coefficients, Proc. Int'l Workshop Logic and Architecture Synthesis, pp.13-22, 1997. ,
Number-splitting with shift-and-add decomposition for power and hardware optimization in linear DSP synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.8, issue.4, pp.419-424, 2000. ,
DOI : 10.1109/92.863621
FIR Filter Synthesis Algorithms for Minimizing the Delay and the Number of Adders, IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol.48, issue.8, pp.770-777, 2001. ,
Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.49, issue.3, pp.196-203, 2002. ,
DOI : 10.1109/TCSII.2002.1013866
FIR filter implementation by efficient sharing of horizontal and vertical common subexpressions, Electronics Letters, vol.39, issue.2, pp.251-253, 2003. ,
DOI : 10.1049/el:20030150
Fast and Efficient Algorithm for the Multiplierless Realisation of Linear DSP Transforms A Hierarchical Clustering Method for the Multiple Constant Multiplication Problem, IEE Proc. Circuits, Devices, and Systems, pp.20-211, 1997. ,
Multiplication par une Constante, Re´seaux et Systèmes Re´partis, CalculateursParallèles, vol.13, pp.4-5, 2001. ,
A new algorithm for elimination of common subexpressions, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.18, issue.1, pp.58-68, 1999. ,
DOI : 10.1109/43.739059
Towards an Algorithm for Matrix Multiplier Blocks, Proc. European Conf. Circuit Theory Design, 2003. ,
An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients, IEEE Transactions on Circuits and Systems, vol.36, issue.7, pp.1044-1047, 1989. ,
DOI : 10.1109/31.31347