Scan design and secure chip [secure IC testing]

Abstract : Testing a secure system is often considered as a severe bottleneck. While testability requires to an increase in both observability and controllability, secure chips are designed with the reverse in mind, limiting access to chip content and on-chip controllability functions. As a result, using usual design for testability techniques when designing secure ICs may seriously decrease the level of security provided by the chip. This dilemma is even more severe as secure applications need well-tested hardware to ensure that the programmed operations are correctly executed. In this paper, a security analysis of the scan technique is performed. This analysis aims at pointing out the security vulnerability induced by using such a DfT technique. A solution securing the scan is finally proposed.
Complete list of metadatas

Cited literature [13 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00108909
Contributor : Christine Carvalho de Matos <>
Submitted on : Tuesday, January 29, 2019 - 7:15:34 PM
Last modification on : Thursday, February 7, 2019 - 2:41:20 PM
Long-term archiving on: Tuesday, April 30, 2019 - 6:21:19 PM

File

Scan_Design_and_Secure_Chip.pd...
Files produced by the author(s)

Identifiers

Collections

Citation

David Hely, Marie-Lise Flottes, Frédéric Bancel, Bruno Rouzeyre, Nicolas Berard, et al.. Scan design and secure chip [secure IC testing]. IOLTS: International On-Line Testing Symposium, Jul 2004, Madeira Island, Portugal. pp.219-224, ⟨10.1109/OLT.2004.1319691⟩. ⟨lirmm-00108909⟩

Share

Metrics

Record views

206

Files downloads

73