S. Selberherr, MOS device modeling at 77 K, IEEE Transactions on Electron Devices, vol.36, issue.8, pp.1464-1473, 1989.
DOI : 10.1109/16.30960

K. S. Kalonia and F. C. Jain, Solid-State Electron, pp.947-951, 1990.

S. Selberherr, W. Hdnsch, M. Seavey, and J. Slotboom, Solid-State Electron, pp.33-1425, 1990.

P. Ghazavi and F. D. Ho, A numerical model for MOSFET's from liquid-nitrogen temperature to room temperature, IEEE Transactions on Electron Devices, vol.42, issue.1, pp.123-134, 1995.
DOI : 10.1109/16.370026

F. Balestra and G. Ghibaudo, Solid-State Electron, pp.1967-1975, 1994.

C. G. Sodini, . Ko-p.-k, and J. L. Moll, The effect of high fields on MOS device and circuit performance, IEEE Transactions on Electron Devices, vol.31, issue.10, pp.1386-1393, 1984.
DOI : 10.1109/T-ED.1984.21721

Y. Taur, C. H. Hsu, B. Wu, L. Kiehl, B. Davari et al., Saturation transconductance of deep-submicron-channel MOSFETs, Solid-State Electronics, vol.36, issue.8, pp.1085-1087, 1993.
DOI : 10.1016/0038-1101(93)90185-S

P. J. Robertson and D. J. Dumin, Ballistic transport and properties of submicrometer Silicon MOSFET's from 300 to 4.2 K, IEEE Transactions on Electron Devices, vol.33, issue.4, pp.494-497, 1986.
DOI : 10.1109/T-ED.1986.22518

S. Y. Chou, D. A. Antoniadis, and H. I. Smith, Observation of electron velocity overshoot in sub-100-nm-channel MOSFET's in Silicon, IEEE Electron Device Letters, vol.6, issue.12, pp.665-667, 1985.
DOI : 10.1109/EDL.1985.26267

G. A. Sai-halasz, M. R. Wordeman, D. P. Kern, S. Rishton, and E. Ganin, High transconductance and velocity overshoot in NMOS devices at the 0.1- mu m gate-length level, IEEE Electron Device Letters, vol.9, issue.9, pp.464-466, 1988.
DOI : 10.1109/55.6946

F. H. Gaensslen and R. C. Jaeger, Solid-State Electron, pp.423-430, 1979.

G. Ghibaudo and F. Balestra, Solid-State Electron, pp.221-223, 1989.

A. L. Rotondaro, U. Magnusson, E. Simoen, and C. Claeys, A consistent experimental method for the extraction of the threshold voltage of SOI nMOSFETs from room down to cryogenic temperatures, Solid-State Electronics, vol.36, issue.10, pp.1465-1468, 1993.
DOI : 10.1016/0038-1101(93)90055-U

J. Colinge, Conduction mechanisms in thin-film accumulation-mode SOI p-channel MOSFETs, IEEE Transactions on Electron Devices, vol.37, issue.3, pp.718-723, 1990.
DOI : 10.1109/16.47777

H. Wong, M. White, T. J. Krutsick, and R. V. Booth, Modeling of transconductance degradation and extraction of threshold voltage in thin oxide MOSFET's, Solid-State Electronics, vol.30, issue.9, pp.953-968, 1987.
DOI : 10.1016/0038-1101(87)90132-8

R. V. Booth, M. H. White, H. Wong, and T. J. Krutsick, The effect of channel implants on MOS transistor characterization, IEEE Transactions on Electron Devices, vol.34, issue.12, pp.2501-2508, 1987.
DOI : 10.1109/T-ED.1987.23341

A. Terao, D. Flandre, E. Lora-tamayo, and F. Van-de-wiele, Measurement of threshold voltages of thin-film accumulation-mode PMOS/SOI transistors, IEEE Electron Device Letters, vol.12, issue.12, pp.682-684, 1991.
DOI : 10.1109/55.116954

E. Simoen, E. Vandamme, A. L. Rotondaro, C. Claeys, S. Cristoloveanu et al., The potential and restrictions of the double derivative method for threshold voltage extraction in SO1 MOSFETs, Proc. of the sixth Int. Symposium on Silicon-on-Insulator Technology and Devices, pp.94-105, 1994.

E. Simoen and C. Claeys, Static characteristics of gate-all-around SOI MOSFETs at cryogenic temperatures, Physica Status Solidi (a), vol.26, issue.2, pp.635-642, 1995.
DOI : 10.1002/pssa.2211480233

S. K. Tewksbury, N-channel enhancement-mode MOSFET characteristics from 10 to 300 K, IEEE Transactions on Electron Devices, vol.28, issue.12, pp.1519-1529, 1981.
DOI : 10.1109/T-ED.1981.20640

I. M. Hafez, G. Ghibaudo, F. Balestra, and M. Haond, Impact of LDD structures on the operation of silicon MOSFETs at low temperature, Solid-State Electronics, vol.38, issue.2, pp.419-424, 1995.
DOI : 10.1016/0038-1101(94)E0055-J

E. Simoen, G. Vanstraelen, and C. Claeys, The cryogenic behaviour of metal-oxide-semiconductor transistors fabricated in high-resistivity silicon substrates, Semiconductor Science and Technology, vol.9, issue.9, pp.1679-1685, 1994.
DOI : 10.1088/0268-1242/9/9/017

J. C. Woo and J. D. Plummer, Short-channel effects in MOSFET's at liquid-Nitrogen temperature, IEEE Transactions on Electron Devices, vol.33, issue.7, pp.1012-1019, 1986.
DOI : 10.1109/T-ED.1986.22607

M. J. Deen and Z. X. Yan, DIBL in short-channel NMOS devices at 77 K, IEEE Transactions on Electron Devices, vol.39, issue.4, pp.908-914, 1992.
DOI : 10.1109/16.127482

Z. X. Yan and M. J. Deen, Solid-State Electron, pp.1265-1273, 1990.

Z. X. Yan and M. J. Deen, Solid-State Electron, pp.1065-1070, 1991.

A. Kamgar, Solid-State Electron, pp.537-539, 1982.

I. M. Hafez, G. Ghibaudo, and F. Balestra, Assessment of interface state density in silicon metal???oxide???semiconductor transistors at room, liquid???nitrogen, and liquid???helium temperatures, Journal of Applied Physics, vol.67, issue.4, pp.1950-1952, 1990.
DOI : 10.1063/1.345572

R. Siegert, P. Vitanov, and I. Eisele, Observation of discrete energy levels of interface traps in sub-??m MOSFETs, Solid-State Electronics, vol.37, issue.11, pp.1799-1808, 1994.
DOI : 10.1016/0038-1101(94)90170-8

T. Ouisse, S. Cristoloveanu, and D. K. Maude, Experimental investigation of silicon???on???insulator metal???oxide??? semiconductor field???effect transistors at high magnetic field and low temperature, Journal of Applied Physics, vol.74, issue.1, pp.408-415, 1993.
DOI : 10.1063/1.354124

E. Simoen and C. Claeys, Solid-State Electron, pp.527-532, 1993.

D. C. Mayer, Modes of operation and radiation sensitivity of ultrathin SOI transistors, IEEE Transactions on Electron Devices, vol.37, issue.5, pp.1280-1288, 1990.
DOI : 10.1109/16.108190

J. Colinge, D. Flandre, and F. Van-de-wiele, Subthreshold slope of long-channel, accumulation-mode p-channel SOI MOSFETs, Solid-State Electronics, vol.37, issue.2, pp.289-294, 1994.
DOI : 10.1016/0038-1101(94)90080-9

J. A. Martino, E. Simoen, U. Magnusson, A. L. Rotondaro, and C. Claeys, Simple method for the determination of the interface trap density at 77 K in fully depleted accumulation mode SOI MOSFETs, Solid-State Electronics, vol.36, issue.6, pp.827-832, 1993.
DOI : 10.1016/0038-1101(93)90004-A

J. A. Martino, E. Simoen, and C. Claeys, Solid-State Electron, pp.1799-1803, 1995.

S. C. Sun and J. D. Plummer, Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfaces, IEEE Transactions on Electron Devices, vol.27, issue.8, pp.1497-1508, 1980.
DOI : 10.1109/T-ED.1980.20063

S. A. Schwarz and S. E. Russek, Semi-empirical equations for electron velocity in silicon: Part II—MOS inversion layer, IEEE Transactions on Electron Devices, vol.30, issue.12, pp.1634-1639, 1983.
DOI : 10.1109/T-ED.1983.21424

M. Kaneko, I. Narita, and S. Matsumoto, The study on hole mobility in the inversion layer of P-channel MOSFET, IEEE Electron Device Letters, vol.6, issue.11, pp.575-577, 1985.
DOI : 10.1109/EDL.1985.26235

N. D. Arora, G. Gildenblat, and . Sh, A semi-empirical model of the MOSFET inversion layer mobility for low-temperature operation, IEEE Transactions on Electron Devices, vol.34, issue.1, pp.89-93, 1987.
DOI : 10.1109/T-ED.1987.22889

H. De-los-santos and J. L. Gray, Field-dependent electron mobility in silicon between 8 and 77 K-a semi-empirical model, IEEE Transactions on Electron Devices, vol.35, issue.11, pp.1972-1975, 1988.
DOI : 10.1109/16.7412

J. T. Watt, B. J. Fishbein, and J. D. Plummer, Characterization of surface mobility in MOS structures containing interfacial cesium ions, IEEE Transactions on Electron Devices, vol.36, issue.1, pp.96-100, 1989.
DOI : 10.1109/16.21184

D. S. Jeon and D. E. Burk, MOSFET electron inversion layer mobilities-a physically based semi-empirical model for a wide temperature range, IEEE Transactions on Electron Devices, vol.36, issue.8, pp.1456-1463, 1989.
DOI : 10.1109/16.30959

A. Hairapetian, D. Gitlin, and C. R. Viswanathan, Low-temperature mobility measurements on CMOS devices, IEEE Transactions on Electron Devices, vol.36, issue.8, pp.1448-1455, 1989.
DOI : 10.1109/16.30958

C. Huang, G. Gildenblat, and . Sh, Measurements and modeling of the n-channel MOSFET inversion layer mobility and device characteristics in the temperature range 60-300 K, IEEE Transactions on Electron Devices, vol.37, issue.5, pp.1289-1300, 1990.
DOI : 10.1109/16.108191

. Nguyen-duc-ch, S. Cristoloveanu, and G. Ghibaudo, Low-temperature mobility behaviour in submicron MOSFETs and related determination of channel length and series resistance, Solid-State Electronics, vol.29, issue.12, pp.1271-1277, 1986.
DOI : 10.1016/0038-1101(86)90133-4

A. Emrani, F. Balestra, and G. Ghibaudo, Solid-State Electron, pp.1723-1730, 1994.

G. Gildenblat, . Sh, and C. Huang, Engineering model of inversion channel mobility for 60???300k temperature range, Electronics Letters, vol.25, issue.10, pp.634-636, 1989.
DOI : 10.1049/el:19890430

C. Huang, G. Gildenblat, and . Sh, An accurate engineering model of an n-channel MOSFET for 60???300 K temperature range, Solid-State Electronics, vol.33, issue.10, pp.1309-1318, 1990.
DOI : 10.1016/0038-1101(90)90035-D

J. I. Lee, M. B. Lee, and K. N. Kang, Simple extraction method for mobility parameters in Si-MOSFETs at 77 K, Electronics Letters, vol.26, issue.13, pp.852-854, 1990.
DOI : 10.1049/el:19900558

I. M. Hafez, A. Emrani, G. Ghibaudo, and F. Balestra, Modelling of electron mobility in silicon MOS inversion and accumulation layers at liquid helium temperature, Electronics Letters, vol.26, issue.19, pp.1633-1635, 1990.
DOI : 10.1049/el:19901047

A. Emrani, G. Ghibaudo, F. Balestra, B. Piot, V. Thirion et al., Low temperature electrical characterization of metal???nitrided oxide???silicon field effect transistors, Journal of Applied Physics, vol.73, issue.10, pp.5241-5253, 1993.
DOI : 10.1063/1.353753

A. Emrani, G. Ghibaudo, and F. Balestra, Solid-State Electron, pp.1-1, 1994.

S. Takagi, A. Toriumi, M. Iwase, and H. Tango, On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration, IEEE Transactions on Electron Devices, vol.41, issue.12, pp.2357-2362, 1994.
DOI : 10.1109/16.337449

F. T. Fang and W. E. Howard, Negative Field-Effect Mobility on (100) Si Surfaces, Physical Review Letters, vol.16, issue.18, pp.797-799, 1966.
DOI : 10.1103/PhysRevLett.16.797

K. Rais, F. Balestra, and G. Ghibaudo, On the High Electric Field Mobility Behavior in Si MOSFET's from Room to Liquid Helium Temperature, Physica Status Solidi (a), vol.35, issue.94, pp.217-221, 1994.
DOI : 10.1002/pssa.2211450120

A. T. Wu, S. W. Lee, T. Y. Chan, and V. Murali, Temperature and field dependence of carrier mobility in MOSFETs with reoxidized nitrided oxide gate dielectrics, Solid-State Electronics, vol.35, issue.1, pp.27-32, 1992.
DOI : 10.1016/0038-1101(92)90299-R

T. Chan, S. Lee, and H. Gaw, Experimental characterization and modeling of electron saturation velocity in MOSFETs inversion layer from 90 to 350 K, IEEE Electron Device Letters, vol.11, issue.10, pp.466-468, 1990.
DOI : 10.1109/55.62998

G. G. Shahidi, D. A. Antoniadis, and H. I. Smith, Electron velocity overshoot at room and liquid nitrogen temperatures in silicon inversion layers, IEEE Electron Device Letters, vol.9, issue.2, pp.94-96, 1988.
DOI : 10.1109/55.2051

J. G. Chern, P. Change, R. F. Motta, and N. Godinho, A new method to determine MOSFET channel length, IEEE Electron Device Letters, vol.1, issue.9, pp.170-172, 1980.
DOI : 10.1109/EDL.1980.25276

P. I. Suciu and R. L. Johnston, Experimental derivation of the source and drain resistance of MOS transistors, IEEE Transactions on Electron Devices, vol.27, issue.9, pp.1846-1848, 1980.
DOI : 10.1109/T-ED.1980.20116

M. H. Seavey, Source and drain resistance determination for MOSFET's, IEEE Electron Device Letters, vol.5, issue.11, pp.479-527, 1984.
DOI : 10.1109/EDL.1984.25995

G. J. Hu, C. Chang, and Y. T. Chia, Gate-voltage-dependent effective channel length and series resistance of LDD MOSFET's, IEEE Transactions on Electron Devices, vol.34, issue.12, pp.2469-2474, 1987.
DOI : 10.1109/T-ED.1987.23337

C. Y. Hwang, T. Kuo, and J. C. Woo, Extraction of gate dependent source/drain resistance and effective channel length in MOS devices at 77 K, IEEE Transactions on Electron Devices, vol.42, issue.10, pp.1863-1865, 1995.
DOI : 10.1109/16.464408

R. Schreutelkamp, J. A. Martino, E. Simoen, L. Deferm, C. Claeys et al., Combined AL and series resistance extraction of LDD MOSFETs at 77 K, Proc. of the Symposium on Low Temperature Electronics and High Temperature Superconductivity, pp.290-296, 1995.

B. J. Sheu, C. Hu, . K. Ko-p, and F. C. Hsu, Source-and-drain series resistance of LDD MOSFET's, IEEE Electron Device Letters, vol.5, issue.9, pp.365-367, 1984.
DOI : 10.1109/EDL.1984.25948

J. Li and T. Ma, /Si field effect transistors, Journal of Applied Physics, vol.61, issue.4, pp.1664-1666, 1987.
DOI : 10.1063/1.338060

C. R. Viswanathan, R. Divakaruni, and J. Kizziar, Low-temperature CV dispersion in MOS devices, IEEE Electron Device Letters, vol.12, issue.9, pp.503-505, 1991.
DOI : 10.1109/55.116932

R. Divakaruni and C. R. Viswanathan, Quasi-static behavior of MOS devices in the freeze-out regime, IEEE Transactions on Electron Devices, vol.42, issue.1, pp.87-93, 1995.
DOI : 10.1109/16.370031

E. Rocofyllou, A. G. Nassiopoulos, D. Tsamakis, and F. Balestra, Anomalous behaviour of n-channel MOS transistor characteristics in the temperature range 4.2???14 K, Solid-State Electronics, vol.32, issue.8, pp.603-610, 1989.
DOI : 10.1016/0038-1101(89)90137-8

E. Simoen and C. Claeys, The hysteresis and transient behavior of Si metal???oxide???semiconductor transistors at 4.2 K. I. The kink???related counterclockwise hysteresis regime, Journal of Applied Physics, vol.73, issue.6, pp.3068-3081, 1993.
DOI : 10.1063/1.352990

J. Wang, J. Woo, and C. R. Viswanathan, Threshold voltage instability at low temperatures in partially depleted thin-film SOI MOSFETs, IEEE Electron Device Letters, vol.12, issue.6, pp.300-302, 1991.
DOI : 10.1109/55.82067

E. Simoen, M. Gao, J. Colinge, and C. Claeys, Metastable charge-trapping effect in SOI nMOSTs at 4.2 K, Semiconductor Science and Technology, vol.8, issue.3, pp.423-428, 1993.
DOI : 10.1088/0268-1242/8/3/021

J. A. Martino, A. L. Rotondaro, E. Simoen, U. Magnusson, and C. Claeys, Transient effects in accumulation mode p-channel SOI MOSFET's operating at 77 K, IEEE Transactions on Electron Devices, vol.41, issue.4, pp.519-523, 1994.
DOI : 10.1109/16.278504

M. R. Tack, M. Gao, C. L. Claeys, and G. J. Declerck, The multistable charge-controlled memory effect in SOI MOS transistors at low temperatures, IEEE Transactions on Electron Devices, vol.37, issue.5, pp.1373-1382, 1990.
DOI : 10.1109/16.108200

S. S. Sesnic and C. R. Craig, Thermal effects in JFET and MOSFET devices at cryogenic temperatures, IEEE Transactions on Electron Devices, vol.19, issue.8, pp.933-942, 1972.
DOI : 10.1109/T-ED.1972.17522

E. A. Guticrrez, L. Deferm, and G. Declerck, Selfheating effects in silicon resistors operated at cryogenic ambient temperatures, Solid-State Electronics, vol.36, issue.1, pp.41-52
DOI : 10.1016/0038-1101(93)90067-Z

J. Jomaah, G. Ghibaudo, and F. Balestra, Solid-State Electron, pp.615-618, 1995.