Conduction and charge storage in Cr-thin SiO2-pSi structures

J. Capilla, Gérard Sarrabayrouse

To cite this version:

HAL Id: jpa-00245202
https://hal.archives-ouvertes.fr/jpa-00245202
Submitted on 1 Jan 1984

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Conduction and charge storage in Cr-thin SiO$_2$-pSi structures

J. Capilla and G. Sarrabayrouse

Laboratoire d'Automatique et d'Analyse des Systèmes du C.N.R.S., 7 av. du Colonel Roche, 31400 Toulouse, France

(Reçu le 18 novembre 1983, révisé le 13 janvier 1984, accepté le 17 janvier 1984)

Résumé. — Il est montré que les structures Cr-SiO$_2$-pSi ayant une couche de silice obtenue par oxydation thermique dans un mélange HCl/O$_2$/N$_2$ ont des caractéristiques électriques uniformes et reproductibles à faible niveau d'injection. De plus, le phénomène de claquage observé à haut niveau d'injection est associé à un stockage de charges positives dans l'isolant.

Abstract. — It is shown that Cr-SiO$_2$-pSi devices with an SiO$_2$ layer obtained by thermal oxidation in HCl/O$_2$/N$_2$ mixture have uniform and reproducible electrical properties at low injection level. Furthermore the breakdown phenomenon observed at high injection level has been associated with a positive charge storage within the insulator.

1. Introduction.

The electrical properties of thin oxide layers have been extensively studied and are of great importance for MOS VLSI reliability. This subject has recently gained considerable importance because of new applications of ultra thin SiO$_2$ layers. Indeed EEPROMs and related devices derive advantage from the current flowing through the oxide layer under an electric field ranging between 9 and 13 MV cm$^{-1}$. The reliability of the device is a critical parameter related to the behaviour of the insulator under such fields.

In particular a breakdown mechanism has been observed for various thickness and oxide preparation parameters associated with negative [1-2] or positive [3-4] charge storage in the insulator and interpreted in terms of avalanche multiplication [5] or electron trapping during current injection [6].

From the results in the literature there is no evidence for a universal behaviour of the silicon dioxide and the growth conditions should certainly control the oxide properties under high electric field. In this paper we present results obtained on Cr-SiO$_2$-Si(p) devices with a SiO$_2$ layer 70-200 Å thick obtained under low partial pressure of oxygen in a HCl/O$_2$/N$_2$ mixture. These growth conditions are very well adapted to ultra thin insulating layers and insure a good uniformity of the oxide [7].

First the electrical properties of MIS capacitors at low field will be presented followed by the results about breakdown.

2. Experimental procedure.

Metal-oxide-semiconductor capacitors have been fabricated on 5 $\Omega$cm p-type $\langle 100 \rangle$ oriented silicon wafers. After standard cleaning the wafers were oxidized at 1 050 °C in dry O$_2$ during four hours. Windows have been opened by oxide etching prior to re-oxidation at 950 °C in a N$_2$/O$_2$ (10 %)/HCl (0.2 %) mixture respectively during 10, 15, 30, 60 min. Then 3 000 Å thick square chromium dots have been evaporated onto the oxide. No annealing has been performed in order to avoid contamination of the oxide layer by metallic impurities. The thickness of the oxide layer measured by the C-V technics has been found to be 185 Å, 130 Å, 90 Å and 72 Å.

Measurements have been made on fifteen samples of each batch using the experimental apparatus shown on figure 1. For each sample current-voltage ($I$-$V$) followed by high (1 MHz) and low (1 kHz) frequency capacitance measurements. Then the $I$-$V$ curve has been again recorded up to breakdown. For some samples pulse stress has been applied followed by static $I$-$V$ and C-V measurements.

3. Experimental results and discussion.

3.1 Low level current injection. — Typical $J$-$V$ curves corresponding to electron injection from the metal are shown on figure 2 for some samples.

At low level the current follows a Fowler-Nordheim Law [8]. This can be shown first when the electric field $E_{ox}$ corresponding to a given current is computed from the applied voltage by solving Poisson and Gauss
equations assuming a metal to semiconductor barrier height equal to $-0.06$ eV [9]. As shown on figure 3 this field is independent of the insulator thickness $d_{ox}$ in agreement with Fowler-Nordheim injection. Second if we plot the $J-V$ curve in a Fowler-Nordheim graph the curve is linear within the whole current range (Fig. 4). Assuming an electron effective mass in silica equal to 0.5 [10] the metal to insulator barrier height $\varnothing_m$ can be calculated from the slope of this curve. Results are presented in table I and show a satisfactory agreement with results obtained by photoelectric measurements [11].

### Table I.

<table>
<thead>
<tr>
<th>$d_{ox}$ (Å)</th>
<th>$k_2$ (V cm$^{-1}$)</th>
<th>$\varnothing_m$ (eV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>72</td>
<td>$2.40 \times 10^8$</td>
<td>2.90</td>
</tr>
<tr>
<td>90</td>
<td>$2.21 \times 10^8$</td>
<td>2.76</td>
</tr>
<tr>
<td>130</td>
<td>$2.44 \times 10^8$</td>
<td>2.94</td>
</tr>
<tr>
<td>185</td>
<td>$2.13 \times 10^8$</td>
<td>2.69</td>
</tr>
</tbody>
</table>

\[ J = A k_1 \delta_{ox} \exp(-k_2/\delta_{ox}) \]

\[ \varnothing_m = \left(\frac{k_2}{4.83 \times 10^7}\right)^{2/3} \]

This behaviour has been found very reproducible from device to device and stable after three months without applied bias although the devices were not passivated. This reproduce ability together with the proportionality observed for thicknesses lower than 100 Å between the current and the device area (Fig. 5) show that the insulating layer is certainly uniform and that the conduction does not take place on local sites at least before breakdown. Furthermore no instability has been observed at low level [12].

A deviation from the current proportionality to the device area has been observed for oxide layers thicker than 100 Å. Probably this can be due to a thinning of the oxide near the edge of the isolation oxide as already observed experimentally [13] and predicted theoretically [14]. It should, be noticed for instance that with a 130 Å (185 Å) thick oxide layer a 10% thinning of this layer over a peripheric region with area 10% (1%) of the total area results in a current proportional to the perimeter of the device (slope equal to one in Fig. 5).

### 3.2 Capacitance-Voltage Curve.

Typical high and low frequency capacitance-voltage curves of the above mentioned devices are shown on figure 6. The

![Fig. 1. Experimental apparatus.](image1)

![Fig. 2. Current-voltage curve. 1: $d_{ox} = 72$ Å; 2: $d_{ox} = 90$ Å; 3: $d_{ox} = 130$ Å; 4: $d_{ox} = 185$ Å device area: $9 \times 10^4 (\mu$m$)^2$.](image2)

![Fig. 3. Electrical field versus oxide thickness for two values of the current.](image3)

![Fig. 4. Current versus electric field in a Fowler-Nordheim graph $d_{ox} = 130$ Å.](image4)
Fig. 5. — Dependence of the current upon device perimeter $p$. The thickness of the oxide layer has been evaluated from the maximum of the capacitance curve. A small spreading (lower than 7%) of the capacitance value has been observed from device to device. This has not to be correlated with a possible spreading of the thickness because of the good reproducibility of the current but rather to experimental difficulties associated with probing.

The surface state density has been extracted from the $C$-$V$ measurements. A typical energetic distribution of the surface states is shown of figure 7. The density peak is in the range $1 \times 10^{11}$ cm$^{-2}$ eV$^{-1}$ depending upon the thickness, which is not very high for unannealed samples. Furthermore the shape of the peak and its location near the valence band is in agreement with results obtained previously on MIS tunnel diodes [15].

3.3 HIGH LEVEL CURRENT INJECTION. — As shown on figure 2 when the current is increased beyond a threshold value the device breaks definitely. No self-healing breakdown has been observed during pulse measurement. The electric field at breakdown has been found to depend upon the oxide thickness as shown on figure 8 and follows approximately a $d_o^{-\gamma}$ law with $\gamma \approx 0.53$. Different values have been obtained in the literature ranging between 0.21 [16] to 0.66 [17] for SiO$_2$ layers. A value of 0.5 is predicted by the simplest breakdown theory based on avalanche ionization in the oxide layer [18]. In order to investigate more deeply the origin of the breakdown we have made pulse measurements with voltage pulse amplitude $V_p$ larger than the static breakdown voltage value and 200 $\mu$s long. After each single pulse low level $J$-$V$ and high frequency $C$-$V$ curves have been recorded.

Results are shown on figures 9 and 10 in the case of a 130 Å thick oxide layer.

Both figures show the creation of a positive charge in the oxide layer, the influence of this charge being greater on the $C$-$V$ curve than on the $J$-$V$ one.

This fact can be interpreted through a localization of the charge very near the SiO$_2$-Si interface in accordance with a significative increase of the interface state density as shown in figure 11.

Even if the breakdown appears to be related to the creation of a positive space charge possibly at the origin of an impact ionisation mechanism this last phenomenon is not at the origin of the positive charge.

Fig. 6. — Typical capacitance-voltage curve $d_{ox} = 90$ Å.
Fig. 7. — Energetic distribution of interface states as a function of the oxide thickness $d_{ox}$ obtained from: difference between low and high frequency capacitance --- Terman's Method.

Fig. 8. — Dependence of the electric field at breakdown $\varepsilon_{BD}$ upon the oxide layer thickness.

Fig. 9. — Low level current-voltage curve before and after single pulse stress. 1: initial and after $V_p = 15$ V; 2: after $V_p = 20$ V.

Indeed constant current stresses have been performed at a current level two decades lower than the current level at breakdown and also a positive charge appears with a very long time constant $\alpha$ shown on figure 12.

Fig. 10. — Capacitance-voltage curve before and after single pulse stress. 1: initial; 2: after $V_p = 15$ V; 3: after $V_p = 20$ V; 4: after $V_p = 25$ V.

Fig. 11. — Influence of a single voltage pulse on the surface state density. Experimental conditions are the same as for figure 10.

4. Summary.

We have shown that Metal-70-200 Å SiO$_2$-Si diodes with oxide obtained at high temperature in partial pressure of O$_2$ and HCl have good electrical properties with stable and reproducible $J-V$ curves following the Fowler-Nordheim law.

A breakdown mechanism related to a positive charge build-up near the SiO$_2$-Si interface has been shown. The origin of this charging is not well understood and is not due to impact ionization even if this last mechanism can initiate the breakdown once the charge is sufficiently high.
Fig. 12. — Influence of a constant current stress on the capacitance-voltage curve. 1: initial; 2: after $J = 10^{-9}$ A·10 min; 3: after $J = 10^{-7}$ A·5 min; $d_{ox} = 130 \text{ Å}$.

References

[7] Capilla, J. et al., to be published.