AIRBUS A320/A330/A340 electrical flight controls - A family of fault-tolerant systems, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing, pp.616-623, 1993. ,
DOI : 10.1109/FTCS.1993.627364
Combination of Abstractions in the ASTR??E Static Analyzer, Mitsu Okada and Ichiro Satoh, pp.272-300, 2006. ,
DOI : 10.1007/978-3-540-24725-8_2
A compiler framework for the reduction of worst-case execution times. The International Journal of Time-Critical Computing Systems (Real- Time Systems, pp.251-300, 2010. ,
Worst-case Execution Time Prediction by Static Program Analysis, 18th International Parallel and Distributed Processing Symposium (IPDPS 2004, pp.26-30, 2004. ,
Formal verification of a realistic compiler, Communications of the ACM, vol.52, issue.7, pp.107-115, 2009. ,
DOI : 10.1145/1538788.1538814
URL : https://hal.archives-ouvertes.fr/inria-00415861
The Design and Implementation of a Certifying Compiler, SIGPLAN Not, vol.33, issue.5, pp.333-344, 1998. ,
Symbolic transfer functions-based approaches to certified compilation, 31st Symposium Principles of Programming Languages, pp.1-13, 2004. ,
Experiences with the Gene-Auto Code Generator in the Aerospace Industry, Proceedings of the Embedded Real Time Software and Systems (ERTS 2 ), 2010. ,
Computing the Worst Case Execution Time of an Avionics Program by Abstract Interpretation, Proceedings of the 5th Intl Workshop on Worst-Case Execution Time (WCET) Analysis, pp.21-24, 2005. ,
Formal Verification of Avionics Software Products, Lecture Notes in Computer Science, vol.5850, pp.532-546, 2009. ,
DOI : 10.1007/978-3-642-05089-3_34
Formal Verification of a Java Compiler in Isabelle, Proc. Conference on Automated Deduction (CADE), volume 2392 of Lecture Notes in Computer Science, pp.63-77, 2002. ,
DOI : 10.1007/3-540-45620-1_5
Formal verification of translation validators: A case study on instruction scheduling optimizations, 35th symposium Principles of Programming Languages, pp.17-27, 2008. ,
URL : https://hal.archives-ouvertes.fr/inria-00289540