Skip to Main content Skip to Navigation
New interface
Conference papers

DARSIM: a parallel cycle-level NoC simulator

Abstract : We present DARSIM, a parallel, highly configurable, cycle-level network-on-chip simulator based on an ingress-queued wormhole router architecture. The parallel simulation engine offers cycle-accurate as well as periodic synchronization, permitting tradeoffs between perfect accuracy and high speed with very good accuracy. When run on four separate physical cores, speedups can exceed a factor of 3.5, while when eight threads are mapped to the same cores via hyperthreading, simulation speeds up as much as five-fold. Most hardware parameters are configurable, including geometry, bandwidth, crossbar dimensions, and pipeline depths. A highly parametrized table-based design allows a variety of routing and virtual channel allocation algorithms out of the box, ranging from simple DOR routing to complex Valiant, ROMM, or PROM schemes, BSOR, and adaptive routing. DARSIM can run in network-only mode using traces or directly emulate a MIPS-based multicore. Sources are freely available under the open-source MIT license.
Document type :
Conference papers
Complete list of metadata

Cited literature [23 references]  Display  Hide  Download
Contributor : Ist Rennes Connect in order to contact the contributor
Submitted on : Thursday, June 17, 2010 - 3:14:42 PM
Last modification on : Wednesday, June 10, 2020 - 10:00:04 AM
Long-term archiving on: : Monday, October 22, 2012 - 11:55:53 AM


Files produced by the author(s)


  • HAL Id : inria-00492982, version 1



Mieszko Lis, Keun Sup Shim, Myong Hyon Cho, Pengju Ren, Omer Khan, et al.. DARSIM: a parallel cycle-level NoC simulator. MoBS 2010 - Sixth Annual Workshop on Modeling, Benchmarking and Simulation, Jun 2010, Saint Malo, France. ⟨inria-00492982⟩



Record views


Files downloads