Charge Transport Across Au–P3HT–Graphene van der Waals Vertical Heterostructures

Jacopo Oswald, Davide Beretta,* Michael Stiefel, Roman Furrer, Alessia Romio, Michel Daher Mansour, Dominique Vuillaume, and Michel Calame*

ACCESS

ABSTRACT: Hybrid van der Waals heterostructures based on 2D materials and/or organic thin films are being evaluated as potential functional devices for a variety of applications. In this context, the graphene/organic semiconductor (Gr/OSC) heterostructure could represent the core element to build future vertical organic transistors based on two back-to-back Gr/OSC diodes sharing a common graphene sheet, which functions as the base electrode. However, the assessment of the Gr/OSC potential still requires a deeper understanding of the charge carrier transport across the interface as well as the development of wafer-scale fabrication methods. This work investigates the charge injection and transport across Au/OSC/Gr vertical heterostructures, focusing on poly(3-hexylthiophen-2,5-diyl) as the OSC, where the PMMA-free graphene layer functions as the top electrode. The structures are fabricated using a combination of processes widely exploited in semiconductor manufacturing and therefore are suited for industrial upscaling.

Temperature-dependent current–voltage measurements and impedance spectroscopy show that the charge transport across both device interfaces is injection-limited by thermionic emission at high bias, while it is space charge limited at low bias, and that the P3HT can be assumed fully depleted in the high bias regime. From the space charge limited model, the out-of-plane charge carrier mobility in P3HT is found to be equal to $\mu \approx 2.8 \times 10^{-4}\text{cm}^2\text{V}^{-1}\text{s}^{-1}$, similar to the in-plane mobility reported in previous works, while the charge carrier density is $N_0 \approx 1.16 \times 10^{15}\text{cm}^{-3}$, also in agreement with previously reported values. From the thermionic emission model, the energy barriers at the Gr/P3HT and Au/P3HT interfaces result in 0.30 eV and 0.25 eV, respectively. Based on the measured barriers heights, the energy band diagram of the vertical heterostructure is proposed under the hypothesis that P3HT is fully depleted.

KEYWORDS: organic, semiconductor, graphene, interface, transport, vertical, van der Waals

INTRODUCTION

Hybrid van der Waals heterostructures based on 2D materials and/or organic thin films are being extensively studied for a variety of applications encompassing field effect transistors, organic solar cells, photodetectors, vertical transistors, and light emitting diodes. Despite solid progress, developing a better understanding of the electron transport across hybrid van der Waals interfaces remains crucial to better control functionality and enhance performance. In this context, graphene is an excellent candidate as 2D electrode to contact organic thin films due to its inherent ability to form $\pi-\pi$ stacking and van der Waals bonds. Many studies to date aimed at unraveling the physical mechanisms behind charge injection at Gr/OSC interfaces for applications in diverse fields of micro- and nanoelectronics: typically, graphene is used as the bottom electrode in barristers or transferred on top of an OSC film together with a protecting polymer, e.g., PMMA. However, other more complex multilayer designs could benefit from graphene full potential as monatomic thick, semitransparent, flexible and surface-conformal electrode. For instance, graphene could replace the base in vertical transistors, enabling organic transistors with nanoscale channels and higher operation frequencies that could meet the requirements of high-frequency applications, or function as interlayer electrode in OLEDs. In this framework, the development of large-scale photolithographic fabrication methods compatible with hybrid architectures that exploit graphene as the top or interlayer electrode, and the understanding and modeling of the charge transport in the latter is crucial for the design and optimization of novel functional devices.

For this study, the authors developed a fabrication process for Au/P3HT/Gr hybrid VdW heterostructures, where PMMA-free graphene lies on top of a p-type OSC and...
functions as the top electrode for the vertical stack, and investigated and modeled the charge injection across the two interfaces, i.e., Au/P3HT and P3HT/Gr, by temperature-dependent $I-V$ measurements, impedance spectroscopy, and Kelvin probe force microscopy (KPFM). The charge transport across the device was found to be described by the thermionic emission (TE) assisted by image-charge induced barrier lowering model in the high voltage regime ($|V| > 1$ V) and by the space-charge limited (SCL) current model in the low voltage regime ($|V| < 1$ V). The models allowed us to extract the charge carrier concentration and the out-of-plane mobility of P3HT, and the reduced effective Richardson constant of and the potential barrier height at the two interfaces, ultimately making it possible to sketch the energy band diagram of the whole stack.

**EXPERIMENTAL METHODS**

**Materials.** Poly(3-hexylthiophene-2,5-diyl) (Regio-Regular (RR) > 99%, $M_n = 27 000–45 000$) was purchased from Tokyo Chemicals and used as received to prepare solutions of 10 mg/mL in chlorobenzene. Graphene was grown in-house by chemical vapor deposition (CVD) on copper foils with a fully automated setup. The graphene growth protocol can be found in previously reported works.25–27

**Fabrication.** The study was conducted on a single chip including two different sets of devices: (i) Au/P3HT/Gr vertical stacks (119 devices) and (ii) graphene bridges (34 devices) (refer to Figure 1a)
and 2a for a schematic of the devices architecture). The chip was fabricated on a Si(525 μm)/SiO₂(300 nm) substrate at the Binnig and Rohrer Nanotechnology Center (BRNC) and EMPA. In both architectures, P3HT is sandwiched between a gold (bottom) and a graphene (top) circular electrode. In the bridge architecture, graphene is side-contacted so that one can force a current through it to evaluate its resistance independently from the underlying P3HT film (see Figure 2a for the electrical scheme). The chip includes devices having various nominal diameters, i.e. 5, 10, 15, 20, 25, 30, and 50 μm. The bottom gold electrodes are 2 μm larger than the top graphene electrodes. The fabrication was done by photolithography under ambient conditions, as illustrated in Figure 1b and thoroughly described in the Supporting Information. Briefly, Au electrodes were deposited by e-beam physical vapor deposition (EBPVD) and patterned by lift-off. P3HT was then spin-coated at 1000 rpm for 60 s and patterned by lift-off. Finally, the CVD graphene top electrode was wet transferred and patterned by reactive ion etching (RIE).

**Electrical Characterization.** The electrical characterization at room temperature was done in the dark, in air, under vacuum (∼1 × 10⁻⁶ mbar), using a Keithley 236 source-measure unit controlled via Python. The voltage was swept in the range from −10 V to +10 V in steps of 50 mV, with sweep rate of ca. 100 mV/s and internal averaging of 20 ms, keeping the bottom Au electrode on ground. The graphene resistance was characterized in graphene bridge devices by sweeping the voltage in the range from −50 mV to +50 mV in steps of 1 mV, with a sweep rate of ca. 3 mV/s and internal averaging of 20 ms.

The temperature-dependent I−V traces were collected in the range 200−300 K in steps of 5 K in a Lakeshore probe station (CRX-6.5K) operating under vacuum (∼1 × 10⁻⁶ mbar), in the dark. The electronics comprised an AdWin Gold II ADC-DAC unit operating at 100 kHz and a low-noise current to voltage converter (Basel SP983C). The ADC-DAC was controlled via Python. The voltage was swept in the range from −10 V to +10 V in steps of 0.1 V, with internal averaging of 20 ms and a delay between the source and

---

**Figure 2.** (a) Device schematics and electrical schemes of the Au/P3HT/Gr stack and of the graphene bridge devices. Rₚ is the graphene series resistance, R is the out-of-plane resistance, and C is the geometrical capacitance of the device. (b) Distribution of Rₚ in vacuum and in vacuum after annealing (17 samples). The inset shows two representative I−V traces of side-contacted graphene. The resistance is calculated from the linear fit (dashed lines). (c) Current density of representative devices with diameter 5, 10, 15, 20, 25, 30, and 50 μm. The inset shows the same traces on log scale. (d) Temperature-dependent I−V characteristic of a 5 μm device from 200 to 300 K in steps of 5 K. The inset shows the Richardson plot for 5 V and −5 V.
Impedance spectroscopy was carried out on one representative device per area using an Agilent 4294a precision impedance analyzer controlled via Python, from 40 Hz to 1 MHz in 201 steps, in the dark, under a vacuum (\(\sim 1 \times 10^{-6}\) mbar), with the oscillation level set to 100 mV. Open/short compensation was performed after the acquisition and following the Agilent Impedance Measurement Handbook. To this purpose, we designed and fabricated devices for open/short compensation on the same chip.

KPFM measurements were carried out at room temperature in air (22 °C and 35% relative humidity) with a Dimension 3100 (Bruker), using a Pt/ Ir tip. Topography (tapping mode AFM) and KPFM images were recorded using a standard two-pass procedure, in which each topography line acquired in the tapping mode is followed by the acquisition of CPD (contact potential difference between the tip and the sample) data in a lift mode. Since the CPD images on Au, Gr, and P3HT are acquired with the same tip, the interface barrier energy is directly given by the difference in the CPD values, i.e., \(\Phi_{\text{Gr/P3HT}} = q (\text{CPD}_{\text{Gr}} - \text{CPD}_{\text{P3HT}})\), where \(q\) is the electron charge. 

**Raman Spectroscopy.** Raman spectra were acquired in ambient conditions using a $532\,\text{nm}$ excitation wavelength with a WITec Alpha 300R confocal Raman microscope mounting a LD 100W objective (Zeiss EC Epiplan-Neofluar Dic, NA = 0.75) and a 300 mm lens-based spectrometer (grating: 600 g mm$^{-1}$) equipped with a TE-cooled charge-coupled device (Andor Newton). P3HT powder and graphene spectra were acquired with a laser power and an integration time of 0.1 mW and 0.1 s, while KPFM images were collected in tapping mode in ambient conditions using a Bruker Icon AFM equipped with a TESPA-V2 cantilever with a tip apex radius of 7 nm (resonant frequency: 320 kHz, spring constant 37 N/m).

**FIB-SEM.** The device cross-section was prepared by means of a FEI Helios 660 G3 UC FIB/SEM-System. Prior to cutting, a protective layer of platinum was deposited in a two-step process, first by electron-induced deposition (3 keV, 800 pA), followed by ion-induced deposition (30 keV, 230 pA) in order to prevent ion induced damage to the layers of interest. The cross-section was cut in a 30 kV gallium ion beam at an ion current of 47 nA. The cross-section was sequentially polished at different ion currents, down to a minimal current of 790 pA.

**Modeling, Fitting, and Plotting.** Modeling, fitting, and plotting of the data were done in Python. Three main libraries were used (i) numpy polyfit for the estimation of graphene series resistance; (ii) scipy curve_fit for the SCL and TE modeling; and (iii) impedance.py for the circuit modeling and fitting of the impedance analysis measurements.

**RESULTS AND DISCUSSION**

Figure 1a shows the schematic of a Au/P3HT/Gr heterostructure, fabricated according to the procedure illustrated in Figure 1b and described in the Experimental Methods and in the Supporting Information. Figures 1c, d show the AFM height and phase images of a representative device having a diameter of 20 μm, where a white dashed line marks the contour of the graphene and a black dashed line marks the Au side-electrode. The thickness of the Au/P3HT/Gr stack in the center of the device is ca. 130 nm as measured by AFM (see the Supporting Information). Given that the bottom Ti/Au electrode is 35 nm thick, the thickness of the P3HT film is ca. 100 nm. Figure 1e shows a cross-section of the Au/P3HT/Gr stack in the center of the device. Starting from the bottom, one can distinguish Si (525 μm), SiO$_2$ (300 nm), Ti (5 μm), Au (30 nm), and P3HT (100 nm) as annotated in the figure. The graphene electrode is too thin to be visible in the cross-section.
us to extract transport parameters (e.g., charge carrier mobility and density and the energy barriers at the interfaces). Among these models are the thermionic emission (TE) assisted by image-charge-induced potential barrier lowering,\textsuperscript{41} the Poole–Frenkel emission (PFE),\textsuperscript{41} and the modified TE (MTE) for graphene/semiconductor interfaces.\textsuperscript{42,43}

The fittings of the $J$–$V$ s with the PFE model (not reported) were found to return relative dielectric permittivity of P3HT around 20–40, i.e., about 1 order of magnitude larger than what discussed in the literature.\textsuperscript{44–46} Therefore, the PFE model was excluded from the analysis. The hypothesis of the MTE model requires that the charge at the graphene/semiconductor interface depends on the bias. However, the capacitance measurements discussed in the following show that the organic semiconductor is fully depleted. Hence, the charge at the interface is bias independent and therefore the MTE model was not considered for the analysis that follows. The TE model has been successfully applied to metal–OSC interfaces\textsuperscript{47–50} and was found to be in good agreement also with the measurements of this work in the high voltage regime, that is $|V| > 1$ V. According to the TE model, the $J$–$V$ traces shown in Figure 2c are the reverse currents of the Au/P3HT and Gr/P3HT interfaces for negative and positive bias, respectively. The reverse current reads:\textsuperscript{41}

$$J_{R}^{(TE)} = A^{**}T^{2} \exp \left[ \frac{-q(\phi_{B} - \sqrt{qV'/4\pi\varepsilon_{0}\varepsilon_{r}t})}{k_{B}T} \right]$$

Where $A^{**}$ is the reduced effective Richardson constant, $T$ is the temperature, $q$ is the elementary charge, $\phi_{B}$ is the barrier height potential, $\varepsilon_{0}$ is the vacuum permittivity, $\varepsilon_{r}$ is the P3HT dielectric permittivity, $k_{B}$ is the Boltzmann constant, $t$ the thickness of the device, and $V' = V - R_{J}$ is the applied voltage $V$ minus the voltage that drops over the graphene (series) resistance $R_{s}$. The $R_{J}$ term becomes relevant when the out-of-plane resistance of Au/P3HT/Gr is comparable to $R_{s}$, which typically happens for $V < -5$ V and device diameter larger than 10 $\mu$m (see Figure S7).

At lower bias voltage, the $J$–$V$ traces do not agree anymore with the TE model, but they show the typical trap-free space-charge limited (SCL)\textsuperscript{41,51,52} dependency where, on the one hand, if the charge carrier density at the contact $N_{0}$ is larger

---

Figure 3. Impedance analysis. (a) Modulus and (b) phase of a representative 20 $\mu$m device: data (circles), R/LC model fit (dashed lines) (c) Resistance $R$ and capacitance $C$ extracted from the R/LC model fit at different biases. $R$ and $C$ are not calculated in the SCL region and for $V < -7.5$ V, where the cutoff frequency $f_{c}$ is outside the measurement range. (d) Extracted $R$ and $C$ values for the devices with diameter: 5, 10, 15, 20, 25, 30, and 50 $\mu$m. The green dashed line is the linear fit of the capacitance vs area. (e) $\varepsilon_{r}$ vs device diameter (error bars calculated as described in the Supporting Information).
than \( \frac{J_0 e \varepsilon_r}{2 \mu q^2} \), where \( \mu \) is the charge carrier mobility of the organic semiconductor, then

\[
J = \frac{9}{8} e_0 e \mu \frac{V^2}{t^3}
\]

and on the other hand, if \( N_0 \) is smaller than \( \sqrt{\frac{J_0 e \varepsilon_r}{2 \mu q^2}} \), then

\[
J = q \mu N_0 \frac{V}{t}
\]

From eqs 1–3, one can extract the barrier height \( \phi_{B0} \), the mobility \( \mu \), and the charge carrier density at the interfaces, provided knowledge of \( \varepsilon_r \) and \( A^{\text{eff}} \). The effective Richardson constant \( A^{\text{eff}} \) can be obtained from temperature-dependent measurements through the Richardson plot \( \ln(J/T^2) \) vs \( 1/T \), while the dielectric permittivity \( \varepsilon_r \) can be either taken from the literature or extracted from capacitive measurements under the hypothesis of a fully depleted semiconductor. Since the extraction of the barrier height is sensitive to \( \varepsilon_r \) and the latter depends on the measurement environment, it is beneficial to measure the dielectric permittivity of P3HT on the system under study, if possible. Given that the charge carrier density of unintentionally doped organic P3HT films is typically in the range of \( 1 \times 10^{17} \) to \( 1 \times 10^{18} \) cm\(^{-3} \), and that the doping concentration is usually reduced to roughly \( 1 \times 10^{15} \) cm\(^{-3} \) by annealing in a vacuum, the P3HT can be safely assumed fully depleted and therefore \( \varepsilon_r \) extracted from impedance spectroscopy. This hypothesis can be assessed by measuring the capacitance of the heterostructure as a function of the applied bias: if the capacitance does not depend on the bias, then the depletion region extends over the entire thickness of the device.

\( A^{\text{eff}} \) was extracted from the Richardson plot of a representative device having diameter of 5 \( \mu \)m at bias \( \pm 5 \) V, such that the graphene series resistance \( R_s \) was negligible.

Figure 4. (a) Current density across a 20 \( \mu \)m device. Raw data are represented by gray circles. Processed data (orange and blue circles) takes into account for the graphene series resistance. The graph shows the fitting results of the SCL current (green dashed lines) and TE (red dashed lines). The inset shows the \( \pm 1 \) V region where the space-charge effect is limiting the current across the heterostructure. (b) Current density shown in logarithmic scale. The current density for positive and negative biases is represented by orange and blue circles, respectively. (c) Band diagram of the Au/P3HT/Gr heterojunction illustrating the charge transport regimes and equivalent circuit. The shaded Schottky diodes are forward biased.
Table 1. Statistics of the Fitting Parameters

<table>
<thead>
<tr>
<th>Diameter (μm)</th>
<th>P3HT Thickness (nm)</th>
<th>$N_0$ (×10^15 cm⁻²)</th>
<th>$\mu$ (×10⁻⁴ cm² V⁻¹ s⁻¹)</th>
<th>$R_s$ (kΩ)</th>
<th>$\Phi_{B,Gr/P3HT}$ (eV)</th>
<th>$\Phi_{B,Au/P3HT}$ (eV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>130</td>
<td>0.94 ± 0.40</td>
<td>4.36 ± 0.61</td>
<td>35 (fixed)</td>
<td>0.30 ± 0.02</td>
<td>0.25 ± 0.01</td>
</tr>
<tr>
<td>10</td>
<td>120</td>
<td>1.14 ± 0.12</td>
<td>3.72 ± 0.92</td>
<td>35 (fixed)</td>
<td>0.29 ± 0.01</td>
<td>0.25 ± 0.01</td>
</tr>
<tr>
<td>25</td>
<td>100</td>
<td>1.11 ± 0.26</td>
<td>2.26 ± 0.21</td>
<td>42.0 ± 7.9</td>
<td>0.31 ± 0.01</td>
<td>0.26 ± 0.01</td>
</tr>
<tr>
<td>50</td>
<td>100</td>
<td>1.16 ± 0.26</td>
<td>2.13 ± 0.08</td>
<td>19.1 ± 10.9</td>
<td>0.31 ± 0.01</td>
<td>0.25 ± 0.01</td>
</tr>
</tbody>
</table>

The average on five devices is given for $N_0$, $\mu$, $R_s$ and $\Phi$. The reported error is the min/max value. All SCL and TE model fits were done using $\varepsilon_r \approx 3$, $A_{Gr/P3HT}^{**} = 4.3 \text{ A m}^{-2} \text{ K}^{-2}$ and $A_{Au/P3HT}^{**} = 20.5 \text{ A m}^{-2} \text{ K}^{-2}$. The series resistance of the 5 µm and 10 µm devices is very small compared to the device out-of-plane resistance. In order to prevent the fitting algorithm to maximize $R_s$, the latter was set to 35 kΩ for 5 µm and 10 µm devices. Figure S5 shows the current density and the fits of various devices.

compared to the out-of-plane resistance of the stack and therefore $V$ (±5 V) = V (±5 V). Figure 2d shows the $J$–$V$ characteristics as a function of temperature, from 200 to 300 K in steps of 5 K. The current density increases with temperature, peaking at −10 V from 1 × 10⁷ A m⁻² (200 K) to 9.5 × 10⁷ A m⁻² (300 K) while the $J$–$V$s exhibit the typical exponential character of the TE model over the whole temperature range. The inset of Figure 2d shows the Richardson plot for bias +5 V (hole injection from Gr) and bias −5 V (hole injection from Au). From the intercept of the linear fit, the reduced effective Richardson constants result in $A_{Gr/P3HT}^{**} = 4.3 \text{ A m}^{-2} \text{ K}^{-2}$ for hole injection from Gr and $A_{Au/P3HT}^{**} = 20.5 \text{ A m}^{-2} \text{ K}^{-2}$ for hole injection from Au, similar to the values previously reported for metal/OSC and Gr/OSC interfaces. It is worth observing that $A^{**}$ could be extracted from the Richardson plot in the whole voltage range where the $J$–$V$ is exponential and $R_s$ is negligible. However, Figure S8 shows that (i) $A^{**}$ does not vary significantly in that voltage range and (ii) the potential barrier heights extracted from the fittings do not depend significantly on the particular choice of $A^{**}$. Therefore, the chosen values of $A^{**}$ did not affect the results of this work.

The dielectric permittivity $\varepsilon_r$ was extracted from the impedance spectroscopy on a representative device per device area. Figure 4a, b shows the impedance of a representative device having a diameter of 20 µm, in the frequency range of 40 Hz to 1 MHz, for positive bias (refer to the Supporting Information for the impedance for negative biases). The impedance exhibits the typical behavior of an RLC circuit. The resistance $R$ and the capacitance $C$ of the system are therefore extracted by fitting the experimental data with a nonideal capacitor model RLC, and are reported in Figure 3c. The high negative voltage range corresponding to $V < −7$ V was not fitted because the cutoff frequency of the system is beyond 1 MHz (upper limit of the measurement range). The low voltage region ($10 V < 1 V$) was also not considered because the space-charge would result in a capacitance 3 / 2 larger than the geometrical one.⁵² The resistance decreases with the applied bias, from 80.7 MΩ at 1 V to 791 kΩ at 10 V, possibly due to the image-charge-induced potential barrier lowering while the capacitance is bias-independent around 80 pF, confirming that the organic semiconductor is fully depleted.⁴⁴ The dielectric constant of P3HT is estimated from the geometrical capacitance (i.e., $C = \varepsilon_0 e_A A / l$, where $A$ is the area of the graphene electrode), without considering the edge effects and assuming a nominal thickness of 100 nm (see Figure S2), resulting in $\varepsilon_r \approx 3$, in agreement with previously reported values for P3HT.⁴⁴–⁴⁸,5⁵ Figure 3d shows that the resistance and the capacitance scale as 1/A and $A$, respectively. It is worth observing that the dielectric constant calculated for small devices is affected by the large error due to geometrical variability as reported in Figure 4e.

Given $A^{**}$ and $\varepsilon_r$ one can finally use eqs 1–3 to fit the experimental $J$–$V$s and extract $\mu$, $N_0$, and $\Phi$. As anticipated above, Figure 4a shows the $J$–$V$ curve of a representative device having a diameter of 20 µm. The gray circles represent the raw data, while the orange and blue circles are the processed data for the positive and negative biases, respectively, where $V$ is replaced by $V = V − RI$. The barrier height and $R_s$ are obtained by a parametric fit of the TE model (eq 1) in $R_s$ of the processed data in the high voltage regime (i.e, $| V | > 1$), where $R_s$ spans the interval 0–100 kΩ in steps of 100 kΩ. The fit result in $R_s = 15.4 \text{ kΩ}$, $\Phi_{B,Gr/P3HT} = 0.31 \text{ eV}$, and $\Phi_{B,Au/P3HT} = 0.25 \text{ eV}$, giving a built-in potential of about 60 meV. The barrier height measured by KPFM in ambient on a representative device resulted in $\Phi_{KPFM}^{B,Gr/P3HT} = 0.10 ± 0.03 \text{ eV}$ and $\Phi_{KPFM}^{B,Au/P3HT} = 0.16 ± 0.03 \text{ eV}$, which differ from those extracted from the fit of the $J$–$V$s, although they follow the same trend $\Phi_{B,Gr/P3HT} > \Phi_{B,Au/P3HT}$ (refer to the Supporting Information for details on the KPFM measurements). This inconsistency should not be a surprise, as the KPFM strongly depends on the purity of the surface and therefore on the measuring environment,⁶⁸ which differs from the environment of the $J$–$V$ measurements. Nevertheless, the built-in potential measured by KPFM matches the value obtained from the fitting of the $J$–$V$ curves. This could be ascribed to a similar shift in the graphene and gold work functions, such that the built-in potential of the stack depends mostly on the doping of P3HT when exposed to air.⁵⁵,5⁹ It is worth observing that $\Phi_{B,Au/P3HT}$ differs from previously reported values for Au/P3HT interfaces measured with other techniques or in different environments,⁶⁷,5⁸ ultimately pointing to the fact that the estimation of the barrier height is very sensitive to both the measurement conditions and the measurement method. The inset of Figure 4a shows the current density in the low voltage regime ($| V | < 1$). Since the built-in potential is very small, the flat-band condition is very close to the equilibrium condition. Therefore, the SCL is observed for small biases, in agreement with eq 2. Fitting the current density for negative biases with eq 2 results in an out-of-plane hole mobility of $\mu \approx 2.4 × 10^{-4} \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, similar to previously reported values for in-plane hole mobility in P3HT.⁴⁰,5⁵ Fitting
the current density for positive biases with eq 3 gives the density of charge carriers at the Gr/P3HT interface, which corresponds to the intrinsic carrier concentration of P3HT (see the Supporting Information). This results in \( N_0 \approx 1.1 \times 10^{15} \text{ cm}^{-3} \), also in agreement with previously reported values for intrinsic P3HT in a vacuum.\(^{40,43}\) In the SCL model, the charge carrier density at the contacts depends on the density of states in the semiconductor and on the potential barrier height at the interface. From \( N_0 \), one can therefore calculate the charge carrier density at the Au/P3HT interface, resulting in \( 1.2 \times 10^{16} \text{ cm}^{-3} \). The difference between \( N_{0,Gr/P3HT} \) and \( N_{Gr/P3HT} \) is in agreement with the experimental evidence that \( J \sim V \) for positive bias and \( J \sim V^2 \) for negative bias (see the Supporting Information for a discussion). The \( J-V \) dependencies are especially clear in the inset of Figure 4a and in Figure 4b.

Figure 4c shows the energy band diagram of the Au/P3HT/Gr heterostructure sketched using the barrier heights extracted from the fit of the \( J-V \)s, and assuming that the P3HT is fully depleted, as proven by capacitive measurements. The curvature of the HOMO and LUMO levels in proximity of the interfaces qualitatively describes the potential barrier lowering due to the image charge effect. The Fermi level of P3HT lies close to the HOMO level, as expected from Fermi level pinning due to interface states.

Table 1 reports a statistical summary on five devices per area of the extracted electrical parameters. The dispersion of the extracted parameters is quite small. In order to take into account the edge effects (see the Supporting Information), the P3HT thickness of small devices was set to a value slightly larger than that measured by AFM on a representative device having a diameter of 20 \( \mu \text{m} \).

**CONCLUSIONS**

This work demonstrates a potentially upscalable fabrication process for Au/P3HT/Gr VdW heterostructures on Si/SiO\(_2\) and describes the charge injection and transport mechanism across the heterostructures. The device output characteristic is independent from the device size for device diameters from 50 \( \mu \text{m} \) down to 5 \( \mu \text{m} \), making device downsizing accessible and possibly limited solely by lithography resolution.

Impedance spectroscopy measurements shows that the P3HT is fully depleted in the high bias regime (\( IV > 1 \text{ V} \) or \( IV/10 > 10 \text{ MV/m} \)), and therefore, the dielectric constant of P3HT is determined by fitting the injecting \( J-V \)s in the low bias regime (\( IV < 1 \text{ V} \)). The intrinsic carrier concentration and the out-of-plane hole mobility of P3HT, determined by fitting the energy band diagram of the heterostructure, shows that the interface traps/defects pin the Fermi level very close to the HOMO level of P3HT.

Since the current in Au/P3HT/Gr heterostructures is injection-limited, the hole mobility of P3HT does not limit the operating frequency of the stack, which exceeds 1 MHz for bias approaching 10 V. Higher cutoff frequencies could be achieved by making Ohmic the contact between the electrodes and P3HT, for instance, by introducing a (heavily) doped OSC layer between the electrodes and the OSC, such as \( F_7 \text{TCNQ} \) or \( F_6 \text{TCNQ} \) doped P3HT.

Overall, this work shows that graphene can be implemented as a top or interlayer electrode in vertical devices based on multilayer van der Waals heterostructures. For instance, the charge injection between gold and P3HT could be optimized to achieve high operating frequencies, while the Gr/P3HT interface is kept as is to exploit its rectifying nature. With graphene acting as a permeable electrode, the Gr/P3HT heterostructure studied in this work could become the core element to build future vertical organic transistors based on two back-to-back Gr/P3HT diodes.

**ASSOCIATED CONTENT**

**Supporting Information**

The Supporting Information is available free of charge at https://pubs.acs.org/doi/10.1021/acsami.2c13148.

Fabrication process of Au/P3HT/Gr heterostructures; FIB/SEM/AFM characterizations; electrical transport characterization, including all traces from all devices; Kelvin probe force microscopy (KPFM) analysis of the interfaces; chip overview; space-charge limited (SCL) current modeling. (PDF)

**AUTHOR INFORMATION**

**Corresponding Authors**

Davide Beretta — Transport at Nanoscale Interfaces
Laboratory, EMPA, Swiss Federal Laboratories for Materials Science and Technology, Dübendorf CH-8600, Switzerland; orcid.org/0000-0002-7739-7494; Email: davide.beretta@empa.ch

Michel Calame — Transport at Nanoscale Interfaces
Laboratory, EMPA, Swiss Federal Laboratories for Materials Science and Technology, Dübendorf CH-8600, Switzerland; Swiss Nanoscience Institute and Department of Physics, University of Basel, Basel CH-4056, Switzerland; orcid.org/0000-0001-7467-9913; Email: michel.calame@empa.ch

**Authors**

Jacopo Oswald — Transport at Nanoscale Interfaces
Laboratory, EMPA, Swiss Federal Laboratories for Materials Science and Technology, Dübendorf CH-8600, Switzerland; Swiss Nanoscience Institute, University of Basel, Basel CH-4056, Switzerland; orcid.org/0000-0003-1328-8843

Michael Stiefel — Transport at Nanoscale Interfaces
Laboratory, EMPA, Swiss Federal Laboratories for Materials Science and Technology, Dübendorf CH-8600, Switzerland

Roman Furrier — Transport at Nanoscale Interfaces
Laboratory, EMPA, Swiss Federal Laboratories for Materials Science and Technology, Dübendorf CH-8600, Switzerland

Alessia Romio — Transport at Nanoscale Interfaces
Laboratory, EMPA, Swiss Federal Laboratories for Materials Science and Technology, Dübendorf CH-8600, Switzerland

Michel Daher Mansour — Institute of Electronic, Microelectronic and Nanotechnology, Centre National de la Recherche Scientifique, Villeneuve d’Ascq S9652, France

Dominique Vuillaume — Institute of Electronic, Microelectronic and Nanotechnology, Centre National de la Recherche Scientifique, Villeneuve d’Ascq S9652, France
Author Contributions
J.O. and M.S. fabricated the devices. J.O. took the Raman spectra. J.O. and D.B. did all electrical measurements and modeling. R.F. grew the CVD graphene. J.O. and A.R. took the AFM images. M.D.M. and D.V. performed and analyzed the KPFM experiments. The manuscript was written by J.O. and D.B. with contributions and discussions from all authors. The work was supervised by M.C. and D.B. The SNF and ANR funding were acquired by M.C. and D.V. The H2020 funding was acquired by D.B. All authors have participated to the review of and have given approval to the final version of the manuscript.

Funding
M.C. acknowledges financial support from the Swiss National Science Foundation (SNF) under Grant 182544, D.V. from the Agence Nationale De La Recherche (ANR) under the grant ANR-18-CE93-0005-01, and D.B. from the European Science Foundation (SNF) under Grant 182544, D.V. from the Agence Nationale De La Recherche (ANR) under the grant ANR-18-CE93-0005-01, and D.B. from the European Union’s Horizon 2020 research and innovation program under the Marie Skłodowska-Curie Grant Agreement 754364.

Notes
The authors declare no competing financial interest.

ACKNOWLEDGMENTS
The authors acknowledge Lars Lüder for the realization of the 3D schematics. The authors also thank the Cleanroom Operations Team of the Binnig and Rohrer Nanotechnology Center (BRNC) for their help and support.

ABBREVIATIONS
OSC, organic semiconductor; Gr, graphene; PMMA, poly-(methyl methacrylate); VdW, van der Waals; P3HT, poly(3-hexylthiophene-2,5-diyl); TE, thermionic emission; SCL, space-charge limited; PFE, Poole–Frenkel emission; CVD, chemical vapor deposition; RR, regio-regular; OLED, organic light emitting diode

REFERENCES
(26) Braun, O.; Furrer, R.; Butti, P.; Thodkar, K.; Shorubalko, I.; Zardo, I.; Calame, M.; Perrin, M. L. Spatially Mapping Thermal


Supporting information

Charge transport across Au-P3HT-Graphene Van der Waals vertical heterostructures

Jacopo Oswald, Davide Beretta,* Michael Stiefel, Roman Furrer, Alessia Romio, Michel Daher Mansour, Dominique Vuillaume, Michel Calame*,
Empa, Swiss Federal Laboratories for Materials Science and Technology, Transport at Nanoscale Interfaces Laboratory, Überlandstrasse 129, CH-8600, Dübendorf, Switzerland
Swiss Nanoscience Institute, University of Basel, Klingelbergstrasse 82, CH-4056, Basel, Switzerland
Department of Physics, University of Basel, Klingelbergstrasse 82, CH-4056, Basel, Switzerland
Institute of Electronic, Microelectronic and Nanotechnology, Centre National de la Recherche Scientifique, Villeneuve d’Ascq, France.

E-mail of the corresponding authors.
Davide Beretta: davide.beretta@empa.ch
Michel Calame: michel.calame@empa.ch

Contents
Fabrication of Au/P3HT/Gr heterostructures.................................................................................................. 2
FIB/SEM/AFM Characterization.......................................................................................................................... 5
Electrical transport characterization.................................................................................................................. 7
Kelvin Probe Force Microscopy (KPFM)............................................................................................................. 13
Chip overview.................................................................................................................................................. 15
Space-charge limited (SCL) current modeling .................................................................................................. 16
References....................................................................................................................................................... 19
Fabrication of Au/P3HT/Gr heterostructures

Figure S1. Fabrication steps of the vertical Au/P3HT/Gr heterostructure. (a) Patterning of the bottom electrodes. The grey dashed lines show the schematic of the section (top) on the optical microscope image (bottom). (b) Preparation of the lift-off resist. (c) P3HT deposition and
patterning. (d) CVD graphene transfer. (e) PMMA removal from graphene. (f) RIE patterning of the graphene top electrode. (g) PMMA/Optical resist removal from graphene. (h) 3D schematic of the device (not in scale)

Figure S1 shows the main fabrication steps of the Au/P3HT/Gr heterostructure, which consists in

a) **Patterning of the bottom electrodes**

Ti (5nm) / Au (30 nm) electrodes are fabricated on a 4 inches Si (525 μm) / SiO₂ (300 nm) wafer, which is pre-cleaned in oxygen plasma (600 W for 5 min). The electrodes (Ti/Au) are deposited by e-beam physical vapour deposition (EBPVD) and patterned by lift-off in DMSO at 100°C for 30 min. The resist for the lift-off (AZ2020nlol) is spin-coated (4000 rpm for 60 s), exposed to UV light (lamp intensity 11 mW/cm²) through an optical mask, and then developed (AZ726mif, 35 s).

b) **Preparation of the lift-off resist**

The chip with pre-patterned electrodes (Si/SiO₂/Ti/Au) is ultra-sonicated in Acetone for 5 min, rinsed with IPA and blown dry with nitrogen. Then, it is exposed to oxygen plasma at 600 W for 5 min. After HMDS treatment, the chip is coated with a double layer positive optical resist: first, the chip is spin-coated with a LOR5B resist (4000 rpm, 40 s) and backed at 180°C for 5 min. Then, it is spin-coated with an AZ1505 positive resist (4000 rpm, 40 s) and backed at 110°C for 1 min. The device area is exposed for 1.8 s to UV light (lamp intensity 11 mW/cm², dose 20 mJ) through an optical mask. Finally, the exposed resist is developed in AZ400K (400K:DIW, 1:4) for 25 s and rinsed with de-ionized water.

c) **P3HT deposition and patterning**

A 100 nm film of P3HT is obtained by spin-coating 10 mg/ml solution of P3HT in chlorobenzene (1000 rpm for 60 s) on the substrate. Subsequently, the P3HT film is patterned by lift-off in DMSO (5 min). The chip is then rinsed in de-ionized water, blown dry with nitrogen and finally annealed overnight at 110°C in vacuum (~1mbar).

d) **CVD graphene transfer**

CVD graphene foil (Cu/Gr/PMMA) is placed to float in a copper etchant (Transene CE-100) for 1h, the PMMA layer facing upwards. Once the copper is completely etched (Gr/PMMA), the etchant is removed and replaced with de-ionized water, twice. Then, the foil is transferred to a 10% HCL cleaning solution for 5 min and transferred back to de-ionized water, twice. The
floating graphene foil (Gr/PMMA) is transferred onto the substrate (Si/SiO₂/Au/P3HT/Gr/PMMA) and let dry in air for 1 h.

e) **PMMA removal from graphene**

The chip is annealed overnight at 80°C in vacuum (~1 mbar). The top PMMA layer is removed in Acetone (5 min) and the chip annealed again overnight at 80°C in vacuum (~1 mbar).

f) **RIE patterning of the graphene top electrode**

The chip is first spin-coated with a 50K PMMA resist (AR-P 632.06, 4000 rpm for 60 s), then with an AZ1505 optical resist (4000 rpm, 40 s) and backed at 110°C for 1 min. The device area is exposed for 1.8 s to UV light (lamp intensity 11 mW/cm²) through an optical mask. The exposed optical resist is developed in AZ400K (400K:DIW, 1:4) for 15 s and rinsed with de-ionized water. Then, RIE is used to remove the first layer of PMMA 50K and graphene (O₂, 30 sccm, 25 W).

g) **PMMA/Optical resist removal from graphene**

The PMMA/Optical resist protecting the graphene electrode is removed with Acetone (1 min), then the chip is rinsed in de-ionized water and blown dry with nitrogen.
FIB/SEM/AFM Characterization

Figure S2. SEM images. (a) Top view of a representative device. The orange dashed line shows the contour of the graphene electrode. The blue dashed line shows the location of the cross-section of (b). (b) Cross-section showing the right edge of P3HT. (c) AFM height profile of the Au/P3HT/Gr stack. The red dashed line show the height of the Ti/Au electrodes, i.e. 35 nm. The green dashed line represent the height of the Ti/Au/P3HT/Gr stack, i.e. 135 nm. From this, the deduced thickness of the P3HT layer is roughly 100 nm.

Figure S2a shows the SEM image and of a representative device. The graphene electrode is clearly visible and contoured with an orange dashed line. Graphene bilayers are distinguishable on the Au side contact. Figure S2b and S2c shows the cross-section corresponding to the dotted blue and
dashed black line, respectively, in Figure S2a. The thickness of the P3HT film in the device center is uniform, while it is not on the device edge, where a higher ring possibly due to capillary/adhesion forces of the P3HT to resist prior to lift-off is observed. Although not desirable, the high edge does not affect the geometry of the device, which is entirely dictated by the region where the bottom and the top electrodes superimpose (active area shown in Figure S2c), and does represent an issue for the graphene electrode since it can easily adapt to the smooth shape of the P3HT edge (Figure S2b).
Figure S3. J-V traces of a 10 μm wide vertical Au/P3HT/Graphene device in ambient, in vacuum and in vacuum after annealing at 110 °C for 12 h. The inset shows the same traces on log scale.
Figure S4. Graphene in-plane conductivity measurements. The total number of samples shown in the plot is 17. (a) Measured current vs. bias in the devices. Square symbols represent the devices measured in vacuum before annealing. Circles represent the devices measured after annealing. (b) Graphene resistance vs. device area.
Figure S5. J-Vs of five devices per area of the vertical Au/P3HT/Gr devices measured in vacuum after annealing.
Figure S6. Impedance analysis. Modulus (a) and phase (b) of a representative 20 μm device for negative applied bias. The R‖C system cut off frequency shifts above 1MHz for negative applied bias, where the resistance drops and becomes comparable to the graphene series resistance.

The dielectric constant $\varepsilon_r$ of P3HT for different devices is calculated using the parallel plate capacitor equation (Eq. S1). The results are shown in Table 1.

$$C = \varepsilon_0 \varepsilon_r \frac{A}{t}$$  \hspace{1cm} \text{Eq. S1}

Where $\varepsilon_0$ is the vacuum permittivity, $A$ is the device area and $t$ the device thickness. The propagation errors at first order is calculates as shown in Eq. S2.

$$\Delta \varepsilon_r = \frac{1}{\varepsilon_0} \sqrt{\left(\frac{\varepsilon}{A} \Delta C\right)^2 + \left(\frac{\varepsilon}{A} \Delta t\right)^2 + \left(\frac{c}{A^2} \Delta A\right)^2}$$  \hspace{1cm} \text{Eq. S2}

Where $\Delta C$ is the fit error, $\Delta t = 30 \text{ nm}$ is the estimation of the thickness error and $\Delta A = \pi (\left(d_{Au} - d_{Gr}\right)/2)^2$ is the estimation of the area error. Where $d_{Au}$ and $d_{Gr}$ are the diameter of the gold and graphene electrodes, respectively.
Figure S7. SCL and TE models fitting for different device with diameters: (a-b) 5 μm, (c-d) 15 μm, (e-f) 25 μm, and (g-h) 50 μm. Table 1 shows the statistic of fitting parameters. (a-b) In Fig. S2, one can observe a slightly thicker organic layer around the edge of the devices active area. The latter could have affect the actual average thickness of small devices. To take this effect into account, the thickness of the 5 μm and 10 μm device was set to 130 nm and 120 nm. For all the other devices, where the edge area can be neglected compared to the whole device area, the thickness was set to 100 nm.

Table 1

<table>
<thead>
<tr>
<th></th>
<th>Gr/P3HT</th>
<th>Au/P3HT</th>
<th>Gr/P3HT</th>
<th>Au/P3HT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Φ (eV)</td>
<td>0.29</td>
<td>0.25</td>
<td>0.32</td>
<td>0.25</td>
</tr>
<tr>
<td>$A^{**}$ (Am⁻²K⁻²)</td>
<td>2 18</td>
<td>2 22</td>
<td>7 18</td>
<td>7 22</td>
</tr>
</tbody>
</table>

Figure S8. (Left) $A^{**}$ as a function of voltage extracted from temperature dependent IV measurements on the representative 5 μm device. $A^{**}$ in the range from -10 V to -7 V is neglected because of the graphene series resistance. Similarly, $A^{**}$ in the range from -4 V to 4 V is also neglected because of instrumentation sensitivity. (Right) Potential barrier height calculated for $A^{**}$ values spanning the whole range (ca. 18-22 Am⁻²K⁻² for Au/P3HT and 2-7 Am⁻²K⁻² for Gr/P3HT).
Figure S9. (a) CPD image of a 50 µm device with the different parts (bottom Au electrode, P3HT film and top graphene electrode) indicated. (b) CPD profile along the white line shown in (a) and histograms of the CPD values measured on Au, Gr and P3HT. The black lines are the fits with a Gaussian distribution, the mean CPD values are given in the figure (FWHM of 14 meV in all cases).

Figure S9a shows a Contact Potential Difference (CPD) image of a 50 µm device, where the top Gr electrode, the P3HT and the bottom Au electrode are clearly distinguishable. A CPD profile along the white line shown in Figure S9a reveals (Figure S6b) the variations of the CPD for the Au electrode, the P3HT film and the graphene electrode. CPD histograms recorded locally on the Au, P3HT and Gr are shown in the right panel of Figure S9b. Therefore, the deduced potential barrier at the interfaces are \( \Phi_{B,Au/P3HT} = 0.10 \pm 0.013 \) eV and \( \Phi_{B,Gr/P3HT} = 0.16 \pm 0.013 \) eV. These values show a similar trend as obtained from the I-V measurements (\( \Phi_{B,Gr/P3HT} > \Phi_{B,Au/P3HT} \)) with the same built-in potential (60 meV). However, the KPFM barrier heights are
smaller. This can be ascribed to the fact that the I-V measurements were done in vacuum after annealing. In this latter case, the obtained potential barriers at the interfaces are larger than the ones obtained from KPFM measurements done in air and ambient condition.
Table S1. Overview of the entire chip. Green cases show the working devices, while the red cases are the not working ones. Roughly, 50% of the chip devices are working and show the same J-V behavior of the device shown in Fig. 5.
Space-charge limited (SCL) current modeling

The analytical solution of the space-charge limited (SCL) current is here reported for convenience, as proposed in previous works.1–4

1) From the continuity equation:

\[ J = q\eta\mu E(x) + qD \frac{\partial n}{\partial x} \]  

Eq. S3

and the Poisson equation:

\[ \frac{\partial}{\partial x} E(x) = -\frac{q}{\epsilon} n(x) \]  

Eq. S4

2) Assuming that the diffusion current is negligible3:

\[ J = q\eta\mu E(x) = -\epsilon\mu E(x) \frac{\partial E(x)}{\partial x} \]  

Eq. S5

3) Integrating Eq. S5:

\[ \int_0^x J d\theta = \int_0^x d\theta = \epsilon \mu \int_0^x E(\theta) \frac{\partial E(\theta)}{\partial \theta} d\theta \]

\[ Jx + K = \frac{1}{2} \epsilon\mu E(x)^2 \]  

Eq. S6

where \( K \) is a constant.

4) Solving Eq. S6 for the electrical field \( E(x) \):

\[ E(x) = \sqrt{\frac{2J}{\epsilon\mu} (x + K')} \]  

Eq. S7

where \( K' = \frac{K}{J} \).

5) \( K' \) is found using the boundary conditions at the injecting contact (\( x = 0 \)). Defining \( n|_{x=0} = N_0 \) and applying the Dirichlet boundary condition \( \frac{dE(x)}{dx} |_{x=0} = \frac{qN_0}{\epsilon} \), \( K' \) is

\[ K' = \frac{J\epsilon}{2\mu N_0^2 q^2} \]  

Eq. S8

6) Then, plugging \( K' \) in Eq. S7:

\[ E(x) = \sqrt{\frac{2J}{\epsilon\mu} (x + \frac{J\epsilon}{2\mu N_0^2 q^2})} \]  

Eq. S9

\[ E(0) = \sqrt{\frac{J^2}{\mu^2 N_0^2 q^2}} = \frac{J}{\mu N_0 q} \]
7) Finally, the voltage associated to the current $J$ in the semiconductor of length $L$ is given by:

$$V = - \int_0^L E(x) \, dx = \frac{8J}{9\varepsilon\mu} \left[ (L + K')^\frac{3}{2} + K'^\frac{3}{2} \right]$$

Eq. S10

8) The current-voltage relation is found solving Eq. S10 for the current. Two solutions are found:

$$J = \frac{9}{8} \varepsilon\mu \frac{V^2}{L^3} \quad \text{for } K' \ll L$$

Eq. S11

$$J = q\mu N_0 \frac{V}{L} \quad \text{for } K' \gg L$$

Eq. S12

$J$ is the current density driven through the device by applying the bias $V$. The other parameters are defined by the semiconductor properties. $N_0$, that it the charge carrier density at the interface, is defined by the density of states of the semiconductor $N_{\text{DOS}}$ and by the potential barrier height $\Phi_B$ at the interface:

$$n|_{x=0} = N_0 = N_{\text{DOS}} e^{\frac{\varepsilon_{\text{HOMO}} - \Phi_M}{kT}} = N_{\text{DOS}} e^{\frac{\Phi_B}{kT}}$$

Eq. S13

The case of a 20 µm representative device shown in Fig. 5 is considered. $N_0$ at the Gr/P3HT interface can be measured by (i) extracting the hole mobility of P3HT using Eq. S11 for negative biases and (ii) applying Eq. S12 in the linear region for positive biases. The obtained charge carrier density at the Gr/P3HT interface is $N_0 = 1.1 \times 10^{15} \text{ cm}^{-3}$.

Then, using the potential barrier height (0.31 eV, extracted from TE model) and $N_0$ at the Gr/P3HT interface, $N_{\text{DOS}}$ of P3HT can be calculated: $N_{\text{DOS}} = 2.4 \times 10^{20} \text{ cm}^{-3}$. Finally, $N_0$ at the Au/P3HT interface can be computed using Eq. S11 and the potential barrier height (0.25 eV). Obtained charge carrier density at the Au/P3HT interface is $N_0 = 1.2 \times 10^{16} \text{ cm}^{-3}$. It is worth observing that the image-charge induced lowering of potential barrier is not considered. $N_0$ may depend on the applied bias and be larger than the estimated value\(^1\). Figure S10 shows $K'$ vs. $J$, i.e. the charge carrier density and the electrical field across the stack for the two different boundary conditions.
Figure S10. Space-charge limited current model calculated in the current density range of the measured devices. (a) $K'$ vs. $J$ showing the two different solution of the space-charge limited current model (Eq. S9 and S10). The horizontal red line shows $L = 100$ nm of Eq. S8. Orange line corresponds to $N_0 = 1.1 \times 10^{15}$ cm$^{-3}$ ($K' > L$) and blue line to $N_0 = 1.2 \times 10^{16}$ cm$^{-3}$ ($K' < L$). The vertical red line show the current density used to calculate $n(x)$ and $E(x)$ of plot (b) and (c). (b) Charge carrier density (b) and electrical field (c) across the across the vertical for a current density $J = 100$ Am$^{-2}$. 
References


