A DSEL for High Throughput and Low Latency Software-Defined Radio on Multicore CPUs
Adrien Cassagne, Romain Tajan, Olivier Aumage, Camille Leroux, Denis Barthou, Christophe Jégo

To cite this version:
Adrien Cassagne, Romain Tajan, Olivier Aumage, Camille Leroux, Denis Barthou, et al.. A DSEL for High Throughput and Low Latency Software-Defined Radio on Multicore CPUs. 2022. hal-03690685v2

HAL Id: hal-03690685
https://hal.archives-ouvertes.fr/hal-03690685v2
Preprint submitted on 26 Jul 2022

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
A DSEL for High Throughput and Low Latency Software-Defined Radio on Multicore CPUs

Adrien Cassagne*, Romain Tajan†, Olivier Aumage‡, Camille Leroux†, Denis Barthou‡ and Christophe Jégo‡

*Sorbonne Université, CNRS, LIP6, F-75005 Paris, France
†IMS Laboratory, UMR CNRS 5218, Bordeaux INP, University of Bordeaux, Talence, France
‡Inria, Bordeaux Institute of Technology, LaBRI/CNRS, Bordeaux, France

Abstract—This article presents a new Domain Specific Embedded Language (DSEL) dedicated to Software-Defined Radio (SDR). From a set of carefully designed components, it enables to build efficient software digital communication systems, able to take advantage of the parallelism of modern processor architectures, in a straightforward and safe manner for the programmer. In particular, proposed DSEL enables the combination of pipelining and sequence duplication techniques to extract both temporal and spatial parallelism from digital communication systems. We leverage the DSEL capabilities on a real use case: a fully digital transceiver for the widely used DVB-S2 standard designed entirely in software. Through evaluation, we show how proposed software DVB-S2 transceiver is able to get the most from modern, high-end multicore CPU targets.

Index Terms—DSEL, SDR, Multicore CPUs, Pipeline, Real-time system, DVB-S2 transceiver

I. INTRODUCTION

Digital communication systems are traditionally implemented onto dedicated hardware (ASIC) to achieve high throughputs, low latencies and energy efficiency. However, hardware implementations suffer from a long time to market, are expensive and specific by nature [1], [2]. New communication standards such as the 5G are coming with large specifications and numerous possible configurations [3]. Connecting objects that exchange small amounts of data at low rates will live together with 4K video streaming for mobile phone games requiring high throughputs and low latencies [4].

To meet such diverse specifications, transceivers have to be able to adapt quickly to new configurations. Flexible, reconfigurable and programmable solutions are thus increasingly required, fueling a growing interest for the Software-Defined Radio (SDR). It consists in processing both the Physical (PHY) and Medium Access Control (MAC) layers in software [5], rather than in hardware. Shorter time to market, lower design costs, ability to be updated, to support and to interoperate with new protocols are its main advantages [6].

SDR can be implemented on various targets such as Field Programmable Gate Arrays (FPGAs) [7]–[12], Digital Signal Processors (DSPs) [10], [13], [14] or General Purpose Processors (GPPs) [15]–[18]. Many SDR elementary blocks have been optimized for Intel® and ARM® CPUs. High throughput results have been achieved on GPUs [19]–[23]; latency results are still too high however to meet real time constraints and to compete with CPU implementations [22], [24]–[33]. This is mainly due to data transfers between the host (CPUs) and the device (GPUs), and to the nature of GPU designs, which are not optimized for latency efficiency. In this paper, we focus on the execution of SDR on multicore general purpose CPUs, similar to the equipment of antennas or transceivers.

Digital communication systems can be refined so that the transmitter and the receiver parts are decomposed into several processing blocks connected in a directed graph. This matches the dataflow model [34], [35]. Blocks are filters and links between blocks are data exchanges. Specific dataflow models such as the synchronous dataflow [36] and the cyclo-static dataflow [37], [38] allow the expression of a static schedule for the graph [39]. SDR however requires a parallel task graph between stateful tasks and a dynamic schedule due to early exits, conditionals and loop iterations. Maximizing throughput is the main objective, keeping latency as low as possible is a secondary objective. This constrains the time taken by data movements and requires optimizing for parallelism. For a SDR operating in antennas or transceivers, memory footprint is not an issue and all tasks run on multicore CPUs.

This paper includes the following contributions:

- A DSEL based on C++ to build parallel dataflow graphs for SDR signal processing, supporting loops, conditionals, pipeline and fork/join parallelism.
- A set of micro-benchmarks to analyze the time taken by the different constructs;
- A complete, real-life example using the DSEL, of a DVB-S2 transceiver running on both x86 and ARM CPUs.

Section II discusses related works. The proposed DSEL is presented in Section III. Section IV details scheduling and parallelism supports. Section V experiments with a DVB-S2 implementation built on the DSEL.

II. RELATED WORKS

Many languages dedicated to streaming applications have been introduced [40]–[46]. These languages are often variants of the cyclo-static dataflow model and propose automatic parallelization techniques such as pipelining and forks/joins.

In [47], authors proposed a full compilation chain for SDR, based on LLVM on heterogeneous MPSoCs. This is promising but it differs from our approach. Indeed, we chose to integrate our language into C++, making the DSEL compatible with any C++11 compilers. Works are also tackling OS and hardware aspects of SDR [48]–[50]. However, the studied SDR systems are much simpler than those addressed in this paper.
Few solutions specifically target SDR sub-domain so far. GNU Radio [51] is the most famous one. It is open source and largely adopted by the community. It comes bundled with a large variety of digital communication techniques used in real life systems. The last version of GNU Radio (3.9) can take advantage of multi-core CPUs. One thread is spawned per block and the scheduling is directly managed by the operating system. While sufficient on uniform memory access (UMA) architectures [52], this does not take into account non uniform memory access (NUMA) architectures with many cores. A drawback of assigning a block per thread is that the designed SDR system is strongly linked to the parallelism strategy. Depending on the CPU architecture, it can be necessary to change the parallelism strategy while keeping the same SDR system description. GNU Radio designers are currently working on a proof of concept scheduler (newsched) for the future GNU Radio version 4 [53]. They introduced the concept of workers that can execute more than one block on a physical core. To the best of our knowledge, this new version of GNU Radio breaks the compatibility with the existing systems designed with GNU Radio and is not yet fully implemented. However, this new version goes in the same direction as what we propose and we hope that some contributions of this paper could help the GNU Radio project. To the best of our knowledge, GNU Radio does not implement the duplication mechanism presented in Section III-C and we show this is a key mechanism for high throughputs and scalability. Besides, a new construct in the next section (cf. the switcher module in Section III-A) allows the design loops and conditions for SDR systems, not yet supported by GNU Radio where only static directed acyclic graph can be managed.

Some other works are focusing particularly on an SDR implementation for a DVB-S2 transceiver. Hereafter are the projects we have identified:

- **leansdr.** A standalone open source project [54]. A low-density parity-check (LDPC) bit-flipping decoder [55] is chosen. The project does not support multi-threading.
- **gr-dvbs2rx.** An open source out-of-tree module [56] for GNU Radio. One of the motivation of this project is to increase the throughput compared to leansdr. The project is open-source and we were able to perform a fair comparison. The results are presented in Section V-E.
- **Grayver and Utter.** In a recently published paper [18], they succeed in building a 10 Gb/s DVB-S2 receiver on a cluster of server-class CPUs. The implementation is closed sources, making fair comparisons difficult.

### III. Description of the Proposed Domain Specific Embedded Language

This section introduces a DSEL working on *sets of symbols* (aka frames). It implements a form of the dataflow model, single rate, tailored to the relevant characteristics of digital communication chains with channel coding. The language defines *elementary* and *parallel* components.

#### A. Elementary Components

Four elementary components are defined: *sequence, module, task* and *socket*. The *task* is the fundamental component. It can be an encoder, a decoder or a modulator for instance and is a single-threaded code function. It is designated as *filter* in the standard dataflow model. Though unlike a dataflow filter, a task can have an internal state and a private memory to store temporary data. Additionally, a set of tasks can share a common internal/private memory. In that case, multiple tasks are grouped into a single *module*. The main problem with internal memory is that tasks cannot be executed safely by several threads in parallel because of data races. However, in many cases the expression of a task or a set of tasks can be simplified by allowing stateful tasks and modules.

A task can consume and produce public data through the input and/or output sockets it exposes. Connecting the sockets of different tasks is called *binding*. An input socket can only be bound to one output socket, while an output socket can be bound to multiple input sockets. A task can only be executed once all its input sockets are bound.

Tasks can be grouped into a *sequence*. A sequence corresponds to a static schedule of tasks. To create a sequence, the designer specifies the first tasks and the last tasks to execute. Then the connected tasks are analyzed and a sequence object is built. The analysis is a depth-first traversal of the task graph and independent tasks are ordered according to the binding order of their inputs. The principle is to add a task to the array of function pointers when all the input sockets are visited in the depth first traversal of the tasks graph. After that, the output sockets of the current task are followed to reach new tasks. The order in which the tasks have been traversed is memorized in the sequence. When the designer calls the *exec* method on a sequence, the tasks are executed successively according to this statically scheduled order.

![Sequence diagram](image)

Fig. 1. Example of task sequences.

Fig. 1 shows two examples of task sequences. Fig. 1a is a simple chain of tasks. The designer only needs to specify its first task \( t_1 \); the sequence analysis then follows the binding until the last task \( t_4 \). In Fig. 1b, bound tasks exist before and after the current sequence, which also has two first tasks \( t_1 \) and \( t_3 \) and two last tasks \( t_5 \) and \( t_6 \). In this case, the...
designer has to explicitly specify that \( t_1 \) and \( t_3 \) are first tasks. If \( t_1 \) is sequentially defined before \( t_3 \) then \( t_1 \) will be executed first and \( t_3 \) after. The analysis starts from \( t_1 \) and continue to traverse new tasks if possible. In this example, \( t_2 \) can be executed directly after \( t_1 \), but \( t_4 \) cannot because it depends on \( t_3 \). So the analysis stops after \( t_2 \) and then restarts from \( t_3 \). Actually, the index \( i \) of the \( t_i \) task represents the execution order. The \( t_5 \) and \( t_6 \) last tasks have to be explicitly specified because their output sockets are bound: the analysis cannot guess the end of the sequence.

In targeted SDR applications, processing is continuously repeated on batches of frames as long as the system is on. A sequence is thus executed in a loop. When the last sequence task is executed, the next task is the first one on the next frame. The designer can control whether the sequence should restart by supplying a condition function to the sequence \texttt{exec} method. The boolean returned by the function conditions whether the sequence is repeated. A task of a sequence may also raise an abort exception upon some condition, to immediately stop the current sequence execution and start the first task of the sequence. In Fig. 1a if the \( t_3 \) task raises the abort exception then the next executed task is \( t_1 \).

Some digital communication systems include schemes that require a loop or a conditional. A sequence of tasks is executed one or more times depending on a condition task (or a control task). To build loops and conditionals, we introduce a switcher module composed of two control flow tasks. The \texttt{select} task selects one among several exclusive input paths. The \texttt{commute} task creates two or more exclusive output paths.

**Algorithm 1** Pseudo code of a loop (corresponding to Fig. 2)

\[
\begin{align*}
&\text{execute } SS_1; \\
&\text{while execute } SS_2 \text{ and not } t_2.\text{out:} \\
&\quad \text{execute } SS_3; \\
&\quad \text{execute } SS_4;
\end{align*}
\]

Fig. 2 illustrates a loop. To build a loop structure (a while loop in the example), the \texttt{select} and \texttt{commute} tasks (in the given order) of a common switcher module are used (see Fig. 2a). By convention, in a switcher module, the selected path is initialized to the highest possible path (here 1). So, at the first \( t_{sel} \) execution, the \( t_1 \) output will be selected. Then the \( t_2 \) control task will send 0 or 1 as a control socket to \( t_{com} \). Here the \( t_2 \) loop control task is based on the \( t_{sel} \) output socket. As a consequence, the path selection (0 or 1) is dynamic and depends on the runtime data. It is also possible to model the \texttt{for} loop behavior by ignoring the \( t_2 \) input data and by adding an internal state to \( M_2 \), namely the loop counter. If \( t_{com} \) receives a 0, then the internal path of the switcher will be 0. Then \( t_3 \), \( t_4 \) and \( t_5 \) tasks will be executed and \( t_{sel} \) will select the \( t_5 \) output instead of the \( t_1 \) output, and so on. Fig. 2b shows how the tasks are regrouped into sub-sequences. It enables to build the execution graph illustrated in Fig. 2c. The corresponding pseudo code of the presented loop is shown in Alg. 1. One can note that in the proposed DSEL there is no limitation to include nested loops schemes. The loop pattern is common in iterative demodulation/decoding. This is why it is required in a DSEL dedicated to SDR. As an exception rule in the graph construction, the \texttt{select} task is added to the graph when its last input socket is visited (while all the other tasks require all input sockets to be visited).

**Algorithm 2** Pseudo code of a switch (corresponding to Fig. 3)

\[
\begin{align*}
&\text{execute } SS_1; \\
&\text{switch } t_2.\text{out:} \\
&\quad \text{case } 0: \text{execute } SS_2; \\
&\quad \text{case } 1: \text{execute } SS_3; \\
&\quad \text{case } 2: \text{execute } SS_4; \\
&\quad \text{execute } SS_5;
\end{align*}
\]
Fig. 3 illustrates a switch structure. The same switcher module presented in while loop structures is necessary. The number of output/input sockets in resp. \( t_{\text{com}}/t_{\text{sel}} \) tasks is 3 instead of 2 in the while loop example. Also, the position of these tasks has been swapped, in the current example \( t_{\text{com}} \) is executed before \( t_{\text{sel}} \). \( t_{\text{com}} \) is a control task that depends on the output of \( t_{\text{sel}} \), and \( t_{\text{sel}} \) task output can be 0, 1 or 2. The switch exclusive path is determined dynamically depending on the runtime data. Fig. 3a shows the decomposition of the tasks in sub-sequences and Fig. 3b presents the resulting execution graph. Alg. 2 gives the corresponding pseudo code. The switch pattern is useful in many SDR contexts. For instance, depending on the signal to noise ratio (SNR), the receiver can select a different path adapted to the signal quality.

B. Performance Evaluation on Micro-benchmarks

In this section, an estimation of the DSEL overhead is measured from four micro-benchmarks: a simple chain (see Fig. 1a) denoted \( MB_1 \), a single for loop (Fig. 2) denoted \( MB_2 \), a system of two nested for loops denoted \( MB_3 \), and a system with a switch (Fig. 3) denoted \( MB_4 \). In \( MB_1, MB_2 \) and \( MB_3 \) three computational tasks are chained. In \( MB_2 \), the loop performs 10 iterations. In \( MB_3 \), the inner loop performs 5 iterations, the outer loop performs 2 iterations. In \( MB_4 \), three computational tasks are chained in the first path, two in the second path and a single in the last path. Moreover, an iterate task is configured to perform a cyclic path selection \((0,1,2,0,1,2,...)\). In each computational task, an active wait of the same amount of time is performed. Four types of tasks are used: computational tasks \( C \), select and commute swicher module tasks \( S_{\text{sel}} \) and \( S_{\text{com}} \) resp., and iterate tasks \( \mathcal{I} \) to determine paths in loops and switches (\( \mathcal{I} = \) control task).

Evaluations ran on a single core of an Intel® Core™ i5-8250U @ 1.60 GHz. The Turbo Boost mode has been disabled. This processor has a 15-Watt TDP that matches embedded system constraints. Though duration of a \( C \) task is controlled by the programmer, we measured a constant 135 ns overhead due to the DSEL and to the system call behind the \texttt{std::chrono::steady_clock::now()} function. We measured \( S_{\text{sel}} \) tasks around 60 ns, \( S_{\text{com}} \) tasks around 80 ns, and \( \mathcal{I} \) tasks around 70 ns. Later on, \( S_{\text{sel}}, S_{\text{com}} \) and \( \mathcal{I} \) tasks are reported as overhead. both \( S_{\text{sel}} \) and \( S_{\text{com}} \) tasks are copy-less, thus for a given configuration, their execution time is constant.

Tab. I reports the execution time of 1 125 000 \( C \) tasks for each case. Column \textit{Seq. exec.} gives the number of sequence executions required to run 1 125 000 \( C \) tasks. Theoretical time is computed directly from the number of \( C \) tasks and the duration of the active waiting in each task: \( \tau_{\text{theoretical}} = 1125000 \times 4 \mu s = 4500 \text{ ms} \). \textit{Run time} column reports the measured execution time. Remaining columns report task counts and overheads per task types. Last column \textit{Other} reports the residual time that does not come from the tasks execution. In each benchmark, a stop condition is evaluated at the end of the sequence. The condition checks that the current number of executions is lower than the one given in the \textit{Seq. exec.} column. This comes with an extra cost because of an additional function call for each sequence execution. This is also why the execution time of \( MB_3 \) is higher than \( MB_3 \), there is significantly more sequence executions in \( MB_4 \).

C. Parallel Components

A sequence can be duplicated, to let several threads execute it in parallel, see Fig. 5. The number \( t \) of duplicates is a parameter of its constructor. There is no synchronization between sequence duplicates. Each threaded sequence can be executed on one dedicated core and the public data transfers remain on this core for the data reuse in the caches. By default, modules have no duplication mechanism (see next section). In some particular cases such as in the signal synchronization processing, the tasks can have a dependency on themselves. It is then impossible to duplicate the sequence because

<table>
<thead>
<tr>
<th>Label</th>
<th>Seq. exec.</th>
<th>Run time (ms)</th>
<th>C tasks</th>
<th>( S_{\text{sel}} ) tasks</th>
<th>( S_{\text{com}} ) tasks</th>
<th>( \mathcal{I} ) tasks</th>
<th>Other</th>
</tr>
</thead>
<tbody>
<tr>
<td>( MB_1 )</td>
<td>375000</td>
<td>4656.45</td>
<td>1125000</td>
<td>151.86</td>
<td>412500</td>
<td>151.86</td>
<td>562500</td>
</tr>
<tr>
<td>( MB_2 )</td>
<td>375000</td>
<td>4744.08</td>
<td>1125000</td>
<td>151.86</td>
<td>412500</td>
<td>151.86</td>
<td>412500</td>
</tr>
<tr>
<td>( MB_3 )</td>
<td>375000</td>
<td>4777.03</td>
<td>1125000</td>
<td>151.86</td>
<td>562500</td>
<td>151.86</td>
<td>562500</td>
</tr>
<tr>
<td>( MB_4 )</td>
<td>562500</td>
<td>4784.88</td>
<td>1125000</td>
<td>151.86</td>
<td>562500</td>
<td>151.86</td>
<td>562500</td>
</tr>
</tbody>
</table>

Fig. 4 shows the overhead depending on the granularity of the \( C \) tasks. It results that from 4 \( \mu s \) tasks, the proposed DSEL has an acceptable overhead. For tasks longer than 4 \( \mu s \) the overhead is negligible. This shows that the proposed DSEL matches the low latency requirements of SDR systems.
of the sequential nature of the tasks. To overcome this issue, the well-known pipelining strategy can be applied to increase the sequence throughput up to the slowest task throughput. The proposed DSEL comes with a specific pipeline component to this purpose. The pipeline takes multiple sequences as input. Each sequence of the pipeline is called a stage, run on one thread. For instance, a 4-stage pipeline creates 4 threads. A pipeline stage can be combined with the sequence duplication strategy. It means that there are nested threads in the current stage thread. Pipelining comes with an extra synchronization cost between the stage threads, implementation details are discussed in the next section.

IV. AUTOMATED PARALLELIZATION TECHNIQUES

A. Sequence Duplication

In a fully dataflow-compliant model, there is no need to duplicate a sequence because a stateless task is always thread-safe. In the proposed DSEL with stateful tasks, a clone method is defined for each module to deal with internal state and private memory (stored in the module). The clone method is polymorphic and defined in the Module abstract class. It relies on the implicit copy constructors and a deep copy protected method (overridable). It is the responsibility of the ModuleImpl developer to correctly override the deep copy method and to make sure the duplication is valid for this module. The deep copy method deals with pointer and reference members. If the pointer/reference members are read-only (const), then the implicit copy constructor copies the memory addresses automatically. When the current ModuleImpl class owns one or more writable references, the module cannot be cloned and its tasks are sequential. However, for a writable pointer member, the developer can explicitly allocate a new pointer in the deep copy method.

B. Pipeline

In this section, the pipeline implementation is illustrated through a simple example. Fig. 6 shows the difference between

---

```cpp
module::M1 m1_obj /* ... */; // 'M1' class & 't1' task
module::M2 m2_obj /* ... */; // 'M2' class & 't2' task
module::M5 m5_obj /* ... */; // 'M5' class & 't5' task

// 2) binding of the tasks
m2_obj[tsk::t2::in] = m1_obj[tsk::t1::out];
m3_obj[tsk::t3::in] = m2_obj[tsk::t2::out];
m5_obj[tsk::t5::in] = m4_obj[tsk::t4::out];

// 3) creation of the pipeline (= sequences and pipeline
// without adaptors)
tools::Pipeline pipeline(
  // first task of the sequence (for validation purpose)
  m1_obj[tsk::t1],
  // description of the sequence decomposition in
  // 3 pipeline stages
  { (m1_obj[tsk::t1]), // first tasks of stage 1
    (m1_obj[tsk::t1]), // last tasks of stage 1
    (m2_obj[tsk::t2]), // first tasks of stage 2
    (m3_obj[tsk::t3]), // last tasks of stage 2
    (m4_obj[tsk::t4]), // first tasks of stage 3
    (m5_obj[tsk::t5]) }, // last tasks of stage 3
  ),
  // number of threads per stage (4 sequence duplications
  // in stage 2)
  { 1,4,1,4,1,4,1 }, /* ... */
  // explicit pinning of the threads
  { 1 }, // stage 1: thread '1' to core '1'
  { 3,4,5,6 }, // stage 2: threads '3-4' to cores '3-6'
  { 8 }, // stage 3: thread '8' to core '8'
);

// 4) execution of the pipeline, it is indefinitely
// executed in loop
pipeline.exec([]() { return false; });
```

---

**Fig. 5.** Sequence duplication for multi-threaded execution. The modules are duplicated with their tasks and data.

**Fig. 6.** Automatic parallelization of a pipeline description: sequence duplications, 1 to n and n to 1 adaptors creation and binding.

**Fig. 7.** C++ DSEL source code of the pipeline described in Fig. 6.
a pipeline description (see Fig. 6a) and its actual instantiation (see Fig. 6b). In Fig. 6 we suppose that the $t_1$, $t_4$ and $t_5$ tasks cannot be duplicated (plain boxes). The designer knows that the execution time of the $t_1$ task is higher than the cumulated execution time of tasks $t_4$ and $t_5$. We assume that the cumulated execution time of $t_2$ and $t_3$ is approximately four times higher than $t_1$. This knowledge motivates the splitting of the stages 1, 2 and 3. There is no need to split the $t_4$ and $t_5$ tasks in two stages because the overall throughput is limited by the slowest stage ($t_1$ here). Stage 2 is duplicated four times to increase its throughput by four as we know that its latency is approximately four times that of Stage 1. In general, a preliminary profiling phase of the sequential code is required to guide the pipeline strategy. Listing 7 presents the C++ DSEL source code corresponding to the pipeline description in Fig. 6a. Each task $t_i$ is contained (as a method) in the $M_i$ module (or class). The four main steps are: 1) Creation of the modules; 2) Binding of the tasks; 3) Creation of the pipeline strategy; 4) Pipeline execution.

Fig. 6b presents the internal structure of the pipeline. As we can see, new tasks have been automatically added: push$_{1-n}$, pull$_{1-n}$ shared by a $1$ to $n$ adaptor module and push$_{n-1}$, pull$_{n-1}$ shared by a $n$ to $1$ adaptor module. The binding as been modified to insert the tasks of the adaptors. In the initial pipeline description, $t_1$ is bound to $t_2$. In a parallel pipelined execution this is not possible anymore because many threads are running concurrently: One for stage 1, four for stage 2 and one for stage 3 in the example. To this purpose, the adaptors implement a producer-consumer scheme. The yellow diamonds represent the buffers that are required. The push$_{1-n}$ and pull$_{n-1}$ tasks can only be executed by a single thread while the pull$_{1-n}$ and push$_{n-1}$ tasks are thread-safe. The push$_{1-n}$ task copies its input socket in one buffer each time it is called. There is one buffer per duplicated sequence. To guarantee that the order of the input frames is preserved, a round-robin scheduling has been adopted. On the other side, the pull$_{n-1}$ task is copying the data from the buffers to its output socket, with the same round-robin scheduling.

The size of the synchronization buffers in the adaptors are defined on creation. The default size is one. During the copy of the input socket data in one of the buffers, threads cannot access the data until the copy is finished. The synchronization is automatically managed by the framework. If the buffer is full, the producer (push$_{1-n}$ and push$_{n-1}$ tasks) has to wait. The same applies for the consumer (pull$_{1-n}$ and pull$_{n-1}$ tasks) if the buffer is empty. We implemented both active and passive waiting.

Copies from and to buffers are expensive. These copies are removed by dynamically re-binding the tasks just before and just after the push and pull tasks, and casting the tasks into copyless variants. It is also necessary to bypass the regular execution in the push$_{1-n}$, pull$_{1-n}$, push$_{n-1}$ and pull$_{n-1}$ tasks. This replaces the source code of the data buffer copy by a simple pointer copy. The pointers are exchanged cyclically.

In Fig. 6b, the pipeline threads are pinned to specific CPU cores. This is the direct consequence of the lines 31-35 in Listing 7. The hwloc library [57] has been used and integrated in our DSEL to pin the software threads to processing units (hardware threads). In the given example, we assume that the CPU cores can only execute one hardware thread (SMT off). The threads pinning is given by the designer. This can improve the multi-threading performance on NUMA architectures.

Fig. 6 is an example of a simple chain of tasks. More complicated task graphs can have more than two tasks to synchronize between two pipeline stages. The adaptor implementation can manage multiple socket synchronizations. The key idea is to deal with a 2-dimensional array of buffers. Another difficult case is when a task $t_1$ is in stage 1 and possesses an output socket bound to an other task $t_x$ which is located in the stage 4. To work, the pipeline adaptors between the stages 1 and 2 and the stages 2 and 3 automatically synchronize the data of the $t_1$ output socket.

V. APPLICATION ON THE DVB-S2 STANDARD

In this section, we present a real use case of our DSEL. The second generation of Digital Video Broadcasting standard for Satellite (DVB-S2) [58] is a flexible standard designed for broadcast applications. DVB-S2 is typically used for the digital television (HDTV with H.264 source coding). The full DVB-S2 transmitter and receiver are implemented in a SDR-compliant system. Two Universal Software Radio Peripherals (USRP)s N320 have been used for the analog signal transmission and reception where all the digital processing of the system have been implemented. The purpose of this section is not to detail all the implemented tasks extensively, but rather to expose the system as a whole. Some specific focuses are given to describe the main encountered problems and solutions.

A. Transmitter Software Implementation

<table>
<thead>
<tr>
<th>Config.</th>
<th>Mod.</th>
<th>Rate $R$</th>
<th>$K_{BCH}$</th>
<th>$K_{LDPC}$</th>
<th>Interleaver</th>
</tr>
</thead>
<tbody>
<tr>
<td>MODCOD 1</td>
<td>QPSK</td>
<td>3/5</td>
<td>9552</td>
<td>9720</td>
<td>col/row</td>
</tr>
<tr>
<td>MODCOD 2</td>
<td>QPSK</td>
<td>8/9</td>
<td>14232</td>
<td>14400</td>
<td>no</td>
</tr>
<tr>
<td>MODCOD 3</td>
<td>8-PSK</td>
<td>8/9</td>
<td>14232</td>
<td>14400</td>
<td></td>
</tr>
</tbody>
</table>

The DVB-S2 coding scheme rests upon the serial concatenation of a Bose, Ray-Chaudhuri & Hocquenghem (BCH) and a LDPC code. The selected modulation is a Phase-Shift Keying (PSK). The standard defines 32 MODulation and CODing schemes or MODCODs. This work focuses on the 3 MODCODs given in Tab. II. Depending on the MODCOD, the PSK modulation and the LDPC code rate $R$ vary. In MODCOD 1 and 2 there is no interleaver, MODCOD 3 uses a column/row interleaver. $K_{BCH}$ or $K$ is the number of information bits and the input size of the BCH encoder. $N_{BCH}$ or $K_{LDPC}$ is the output size of the BCH encoder and the input size of the LDPC encoder. For each selected MODCOD, $N_{LDPC} = 16200$. With the pay load header (PLH) and pilots bits, the frame size ($N_{PLH}$ or $N$) contains a total of 16740 bits.

1. USRP N320: https://www.ettus.com/all-products/usrp-n320/.
Fig. 8 shows the DVB-S2 transmitter decomposition in tasks and pipeline stages. Intrinsically sequential tasks are represented by plain boxes. The DVB-S2 transmitter has been implemented in software with the proposed DSEL. Out of conciseness, it is not detailed in this paper as it is much more simpler than the receiver part of the system in terms of computational requirement and complexity of the tasks graph.

B. Receiver Software Implementation

Fig. 9 presents the task decomposition of the DVB-S2 receiver software implementation with the five distinct phases. The plain tasks are intrinsically sequential and cannot be duplicated. The first phase is called the waiting phase (see Fig. 9a). It consists in waiting until a transmitter starts to transmit. The Synchronizer Frame task \( t^{Rs}_5 \) possesses a frame detection criterion. When a signal is detected, the learning phase 1 (see Fig. 9a) is executed during 150 frames. After that the learning phase 2 (see Fig. 9a) is also executed during 150 frames. After the learning phase 1 and 2, the tasks have to be re-bound for the learning phase 3 (see Fig. 9b). This last learning phase is applied over 200 frames. After the 500 frames of these successive learning phases, the final transmission phase is established (see Fig. 9b).

In a real life communication systems, the internal clocks of the radios can drift slightly. A specific processing has to be added in order to be resilient. This is achieved by the Synchronizer Timing tasks \( t^{Rs}_5 \) and \( t^{Rs}_6 \). Similarly, the radio transmitter frequency does not perfectly match the receiver frequency, so the Synchronizer Frequency tasks \( t^{Rs}_3 \), \( t^{Rs}_4 \) and \( t^{Rs}_7 \) recalibrate the signal to recover the transmitted symbols.

Finally LDPC decoder is a block coding scheme that requires to know precisely the first and last bits of the codeword. The Synchronizer Frame task \( t^{Rs}_5 \) uses the PLH and pilots inserted by the transmitter to recover the first and last symbols. The Synchronizer Timing module is composed by two separated tasks (synchronize or \( t^{Rs}_5 \) and extract or \( t^{Rs}_6 \)). This behavior is different from the other Synchronizer modules. The synchronize task \( t^{Rs}_5 \) or \( t^{Rs}_{3,4,5} \) has two output sockets, one for the regular data and another one for a mask. The regular data and the mask are then used by the extract task \( t^{Rs}_6 \) to screen which data is selected for the next task. The Synchronizer Timing tasks \( t^{Rs}_5 \) and \( t^{Rs}_6 \) have a high latency compared to the others tasks, thus splitting the treatment in two tasks is a way to increase the throughput of the pipeline.

Besides in some cases the task does not have enough samples to produce a frame. In such cases, the extract task raises an abort exception. The exception is caught and the sequence restarts from the first task \( t^{Rs}_5 \).

During the waiting and learning phases 1 and 2, the Synchronizer Freq. Coarse, the Filter Matched and a part of the Synchronizer Timing have to work symbol by symbol. They have been grouped in the Synchronizer Pilot Feedback task \( t^{Rs}_{3,4,5} \), \( t^{Rs}_{3,4,5} \) also requires a feedback input from the Synchronizer Frame task \( t^{Rs}_8 \). This behavior is no longer necessary in subsequent phases, so the \( t^{Rs}_{3,4,5} \) task has been split in \( t^{Rs}_3 \), \( t^{Rs}_4 \) and \( t^{Rs}_5 \). Consequently, the feedback from the \( t^{Rs}_3 \) second output socket is left unbound.

Fig. 10 shows the frame error rate (FER) decoding performance results of the 3 selected MODCODs. The shapes represent the channel conditions: Squares stand for a standard...
simulated additive white Gaussian noise (AWGN) channel, triangles are a simulated AWGN channel in which frequency shift, phase shift and symbol delay have been taken into account, circles are the real conditions measured performances with the USRPs. There is a 0.2 dB inaccuracy in the noise estimated by the $r_{13}$ task. It is symbolized by the extra horizontal bars over the circles. The MODCOD 1 is represented by dashed lines, MODCOD 2 by dotted lines and MODCOD 3 by solid lines. For each MODCOD, the LDPC decoder is based on the belief propagation algorithm with horizontal layered scheduling (10 iterations) and with the min-sum node update rules. Each DVB-S2 configuration has a well-separated SNR predilection zone.

C. Open Source Integration with AFF3CT Toolbox

The proposed software implementation of the DVB-S2 digital transceiver is open source. It is described with the help of the AFF3CT toolbox [59]. AFF3CT is a library dedicated to the digital communication systems and more specifically to the channel decoding algorithms. In this paper, we extend AFF3CT with the presented DSEL to the SDR use case while keeping the interoperability, reproducibility and maintainability philosophy initiated in the toolbox. Some components are directly used from the AFF3CT library (black dashed-dotted tasks in Fig. 8 and Fig. 9b) and are optimized for efficiency. For instance, knowing that the LDPC decoding is one of the most compute intensive task, an existing high performance SIMD implementation is used, based on the portable MIPP library [60]. Additional AFF3CT tasks have been implemented specifically for this project (blue boxes in Fig. 8, 9a and 9b). These new tasks mainly address two areas: signal synchronizations and filters, and real-time communications.

D. Evaluation

This section evaluates the receiver part of the system. The transmitter part as it is not the most compute intensive part and high throughputs are much more easier to reach. All the presented results have been obtained on two high-end NUMA machines. One is composed by two Intel® Xeon™ Platinum 2.70 Ghz 8168 CPUs, 24 cores 128GB RAM (denoted as x86). Turbo Boost mode has been disabled for the reproducibility of the experiment results. Each core is powered by AVX-512F SIMD ISA. The second architecture is composed by two Cavium ThunderX2® 2.00 GHz CN9975 v2.1 CPUs, 28 cores, 256 GB of RAM (denoted as ARM). Each core is powered by NEON SIMD ISA. In the proposed implementation, the data are represented by 32-bit floating-point numbers. Data parallelism level is thus 16 for AVX-512F ISA and 4 for NEON ISA. For both targets, the GNU C++ compiler version 9.3 has been used with the following flags: -O3 -march=native.

An high performance LDPC decoder implementation with the inter-frame SIMD technique is used (the early termination criterion has been switched on). This choice has the effect of computing sixteen/four frames at once in each task of the receiver (depending on the x86 or ARM target). It negatively affects the overall latency of the system (by a factor of sixteen/four). But it is not important in the video streaming targeted application. The Decoder LDPC task ($r_{16}$) is the only one in the receiver to take advantage of the inter-frame SIMD technique. The other tasks simply process sixteen/four frames sequentially.

Tab. III presents the tasks throughputs and latencies measured for a sequential execution of the MODCOD 2 in the transmission phase (x86 target). The tasks have been regrouped per stage in order to introduce the future decomposition when

### Table III

<table>
<thead>
<tr>
<th>Stages and Tasks</th>
<th>Throughput (Mbps)</th>
<th>Latency (µs)</th>
<th>Time (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Radio - receive ($t_{16}$)</td>
<td>431.83</td>
<td>527.32</td>
<td>0.94</td>
</tr>
<tr>
<td>Stage 1</td>
<td>431.83</td>
<td>527.32</td>
<td>0.94</td>
</tr>
<tr>
<td>Multiplier AGC - multiply ($t_{16}$)</td>
<td>367.45</td>
<td>619.71</td>
<td>1.11</td>
</tr>
<tr>
<td>Synch. Freq. Coarse - synchronize ($t_{16}$)</td>
<td>841.32</td>
<td>270.66</td>
<td>0.48</td>
</tr>
<tr>
<td>Filter Matched - filter ($t_{16}$)</td>
<td>116.41</td>
<td>1956.08</td>
<td>3.49</td>
</tr>
<tr>
<td>Stage 2</td>
<td>80.00</td>
<td>2846.45</td>
<td>5.08</td>
</tr>
<tr>
<td>Synch. Timing - synchronize ($t_{8}$)</td>
<td>55.42</td>
<td>4108.52</td>
<td>7.34</td>
</tr>
<tr>
<td>Stage 3</td>
<td>55.42</td>
<td>4108.52</td>
<td>7.34</td>
</tr>
<tr>
<td>Multiplier AGC - multiply ($t_{8}$)</td>
<td>685.51</td>
<td>332.18</td>
<td>0.59</td>
</tr>
<tr>
<td>Synch. Frame - synchronize ($t_{8}$)</td>
<td>159.41</td>
<td>1428.51</td>
<td>2.55</td>
</tr>
<tr>
<td>Stage 4</td>
<td>88.65</td>
<td>2568.66</td>
<td>4.58</td>
</tr>
<tr>
<td>Scrambler Symbol - descramble ($t_{8}$)</td>
<td>1682.89</td>
<td>135.31</td>
<td>0.24</td>
</tr>
<tr>
<td>Synch. Freq. Fine L&amp;R - synchronize ($t_{8}$)</td>
<td>1246.85</td>
<td>182.63</td>
<td>0.33</td>
</tr>
<tr>
<td>Synch. Freq. Fine PF - synchronize ($t_{8}$)</td>
<td>112.56</td>
<td>2022.98</td>
<td>3.61</td>
</tr>
<tr>
<td>Stage 5</td>
<td>97.27</td>
<td>2340.92</td>
<td>4.18</td>
</tr>
<tr>
<td>Framer PLH - remove ($t_{4}$)</td>
<td>1008.60</td>
<td>225.77</td>
<td>0.40</td>
</tr>
<tr>
<td>Noise Estimator - estimate ($t_{4}$)</td>
<td>550.06</td>
<td>413.98</td>
<td>0.74</td>
</tr>
<tr>
<td>Stage 6</td>
<td>355.94</td>
<td>639.75</td>
<td>1.14</td>
</tr>
<tr>
<td>Modem PSK - demodulate ($t_{11}$)</td>
<td>40.47</td>
<td>5626.34</td>
<td>10.05</td>
</tr>
<tr>
<td>Interleaver - deinterleave ($t_{11}$)</td>
<td>1347.25</td>
<td>169.02</td>
<td>0.30</td>
</tr>
<tr>
<td>Decoder LDPC - decode HIHO ($t_{11}$)</td>
<td>164.21</td>
<td>1386.74</td>
<td>2.48</td>
</tr>
<tr>
<td>Decoder BCH - decode HIHO ($t_{11}$)</td>
<td>6.92</td>
<td>32905.37</td>
<td>58.79</td>
</tr>
<tr>
<td>Scrambler Binary - descramble ($t_{11}$)</td>
<td>91.11</td>
<td>2499.41</td>
<td>4.47</td>
</tr>
<tr>
<td>Stage 7</td>
<td>5.35</td>
<td>42586.88</td>
<td>76.09</td>
</tr>
<tr>
<td>Sink Binary File - send ($t_{8}$)</td>
<td>1838.31</td>
<td>123.87</td>
<td>0.22</td>
</tr>
<tr>
<td>Stage 8</td>
<td>1838.31</td>
<td>123.87</td>
<td>0.22</td>
</tr>
</tbody>
</table>

the parallelism is applied. The throughputs have been normalized to the number of information bits ($K = 14232$). This enables the comparison among all the reported throughputs.

The stage 7 takes 76% of the time with especially the Decoder BCH task ($t_{17}^B$) that takes 59% of the time. $t_{17}^B$ should not take so many time compared to the other tasks. However, we chose to not spend too much time in optimizing the BCH decoding process as the stage 7 throughput can easily be increased with the sequence duplication technique. The second slower stage in the stage 3. This stage is the main hotspot of the implemented receiver. The stage 3 contains only one synchronization task ($t_{6}^{S}$). In the current implementation this task cannot be duplicated (or parallelized) because there is an internal data dependency with the previous frame (state-full task). The stage 3 is the real limiting factor of the receiver. If a machine with an infinite number of cores is considered, the maximum reachable information throughput is 55.42 Mb/s.

We did not try to parallelize the waiting and the learning phases. We measured that the whole learning phase (1, 2 and 3) takes about one second. During the learning phase, the receiver is not fast enough to process the received samples in real time. To fix this problem, the samples are buffered in the Radio - receive task ($t_{1}^{Rx}$). Once the learning phase is done, the transmission phase is parallelized. Thus, the receiver becomes fast enough to absorb the radio buffer and samples in real time. During the transmission phase, the receiver is split into 8 stages as presented in Fig. 9b. This decomposition has been motivated by the nature of the tasks (sequential or parallel) and by the sequential measured throughput. The number of stages has been minimized in order to limit the pipeline overhead. Consequently, sequential and parallel tasks have been regrouped in common stages. The slowest sequential task ($t_{6}^{S}$) has been isolated in the dedicated stage 3. The other sequential stages have been formed to always have a higher throughput than the stage 3. The sequential throughput of the stage 7 (5.35 Mb/s) is lower than the throughput of the stage 3 (55.42 Mb/s). This is why the sequence duplication has been applied. The stage 7 has been parallelized over 28 threads. This look overkill but the machine was dedicated to the DVB-S2 receiver and the throughput of the Decoder LDPC task ($t_{5}^{Rx}$) varies depending on the SNR. An early termination criterion was enabled. When the signal quality is very good, the Decoder LDPC task runs fast and the threads can spend a lot of time in waiting. With the passive waiting version of the adaptor push and pull tasks, the CPU dynamically adapt the cores charge and energy can be saved. In Tab. III, the presented Decoder LDPC task throughputs and latencies are optimistic because we are in a SNR error-free zone. All the threads are pinned to a single core with the hwloc library. The 28 threads of the stage 7 are pinned in round-robin between the CPU sockets. By this way, the memory bandwidth is maximized thanks to the two NUMA memory banks. The strategy of the stage 7 parallelism is to maximize the throughput. During the duplication process (modules clones), the thread pinning is known and the memory is copied into the right memory bank (first touch policy). All the other pipeline stages (1, 2, 3, 4, 5, 6 and 8) are running on a single thread. Because of the synchronizations between the pipeline stages (adaptor pushes and pulls), the threads have been pinned on the same socket. The idea is to minimize the pipeline stage latencies in maximizing the CPU cache performance. It avoids the extra-cost of moving the cache data between the sockets. On the ARM target, the pipeline has been decomposed in 12 sequential stages and 1 parallel stage of 40 threads (stage 7).

The receiver program needs around 1.3 GB of the global memory when running in sequential while it needs around 30 GB in parallel. The memory usage increases because of the sequence duplications in the stage 7. The duplication operation takes about 20 seconds. It is made at the very beginning of the program (before the waiting phase). It is worth mentioning that the amount of memory was not a critical resource. So, we did not try to reduce its overall occupancy.

Fig. 11 presents the repartition of the time in the pipeline stages on the x86 target (MODCOD 2). The receiver is running over 35 threads. Fig. 11a shows the pipeline implementation with data copies. Fig. 11b shows the pipeline implementation with pointer copies (copy-less). Push wait and Pull wait are the percentage of time spent in passive or active waiting. Push copy and Pull copy are the percentage of time spent in copying the data to and from the adaptors buffers. Standard tasks is the cumulative percentage of time spent by the tasks presented in Fig. 9b. In both implementations the pipeline stage throughput is constraint by the slowest one. In Fig. 11a the measured throughput per stage is 40 Mb/s whereas in Fig. 11b the measured throughput is 55 Mb/s. The copy-less implementation throughput is $\approx 27\%$ higher than the data copy implementation. Fig. 11a shows that the copy overhead is non-
TABLE IV
THROUGHPUTS DEPENDING ON THE SELECTED DVB-S2 CONFIGURATION.

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Sequential (Mb/s)</th>
<th>Parallel (Mb/s)</th>
<th>Latency (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>x86</td>
<td>ARM</td>
<td>x86</td>
</tr>
<tr>
<td>MODCOD 1</td>
<td>3.4</td>
<td>1.0</td>
<td>37</td>
</tr>
<tr>
<td>MODCOD 2</td>
<td>4.1</td>
<td>1.4</td>
<td>55</td>
</tr>
<tr>
<td>MODCOD 3</td>
<td>4.0</td>
<td>1.1</td>
<td>80</td>
</tr>
</tbody>
</table>

The throughput in the stage 3. It largely justifies the copy-less implementation. In Fig. 11b and in the stage 3, 100% of time is taken by the $t_{RX}^{Rx}$ task. This is also confirmed by the measured throughput (55 Mb/s) which is very close the sequential throughput (55.42 Mb/s) reported in Tab. III.

Tab. IV summarizes sequential and parallel throughputs for the 3 MODCODs presented in Tab. II. To measure the maximum achievable throughput, the USRP modules are removed and samples are read from a binary file. This is because the pipeline stages are naturally adapting to the slowest one. It means that in a real communication, the throughput of the radio is always configured to be just a little bit slower than the slowest stage. Otherwise the radio task has to indefinitely buffer samples even though the amount of available memory in the machine is not infinite. The information throughput ($K$ bits) is the final useful throughput for the user. Between the MODCOD 1 and 2, only the LDPC code rate varies ($R = 3/5$ and $R = 8/9$ resp.). In the parallel implementation, it has a direct impact on the information throughput. Between the MODCOD 2 and 3, the modulation varies (QPSK and 8-PSK resp.) and the frames have to be deinterleaved (column/row interleaver). High order modulation reduces the amount of samples processed in the Synchronizer Timing task ($t_{RX}^{Rx}$): this results in higher throughput (80 Mb/s for the 8-PSK) in the slowest stage 3. In the parallel implementation, the pipeline stage throughputs are adapting to the slowest stage 3. It results in an important speedup. In the sequential implementation, it results in a little slowdown. Indeed, the additional time spent in the deinterleave task ($t_{RX}^{Rx}$) is higher than the time saved in the Synchronizer Timing task ($t_{RX}^{Rx}$).

These results demonstrate the benefit of our parallel implementation. Throughput speedups range from 10 to 20 compared to the sequential implementation. Selected configurations each are most efficient in different SNR zones (as shown in Fig. 10), depending on the signal quality. For instance, MODCOD 1 is adapted for noisy environments (3 dB). However the information throughput is limited to 37 Mb/s (x86 target). MODCOD 3 is more adapted to clearer signal conditions (7.5 dB) and the information throughput reaches 80 Mb/s (x86 target). MODCOD 2 is in-between. The throughputs obtained on the ARM target are lower than on the x86 CPUs (by a factor of ≈ 2 when running in parallel). It can be explained by the limited mono-core performance of the ThunderX2 architecture: the frequency is lower (2.0 GHz versus 2.7 GHz) and the SIMD width is smaller (128-bit in NEON versus 512-bit in AVX-512F). However, being able to run the transceiver on both x86 and ARM CPUs with comparable throughput demonstrates the flexibility and the portability of the proposed framework.

E. Comparison with State-of-the-Art

a) gr-dvbs2rx: As we said before, to the best of our knowledge, it is the faster open source implementation at the time of the writing of the paper. gr-dvbs2rx has been run on the same x86 target presented before (with the same compiler and options) and on the MODCOD 2. We ran the code without the radios, this way only the software part of the receiver is evaluated. First, a set of IQs have been generated from the emitter and written on a file. Then, the receiver has been executed on it. The set of IQs have been read from the same file. The evaluation has been made on error-free SNR zone. To make a fair comparison, we modified a little bit the source code of the receiver to remove “artificial blocks” that slowed down the throughput. The throttle block has been removed as well as some useless (and not optimized) blocks dedicated to the conversion of the IQs (from 8-bit fixed-point to 32-bit floating-point format). The source code modifications we made are available on a fork of the project.

TABLE V
GR-DVBS2RX THROUGHPUTS PER PIPELINE STAGE COMPARED WITH THIS WORK (ERROR-FREE SNR ZONE, X86 TARGET, MODCOD 2). SAME COLOR CODES AS IN TAB. III.

<table>
<thead>
<tr>
<th>Stage</th>
<th>Block</th>
<th>Equi. $\left(\frac{t_{RX}^{Rx}}{t_{RX}^{Rx}}\right)$</th>
<th>Throughput (Mb/s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>file_source</td>
<td>1</td>
<td>100.7</td>
</tr>
<tr>
<td>2</td>
<td>agc_cc</td>
<td>2</td>
<td>24.0</td>
</tr>
<tr>
<td>3</td>
<td>symbol_sync_cc</td>
<td>4-6</td>
<td>16.9</td>
</tr>
<tr>
<td>4</td>
<td>rotator_cc</td>
<td>7</td>
<td>96.1</td>
</tr>
<tr>
<td>5</td>
<td>pls_sync_cc</td>
<td>3.8-13</td>
<td>45.3</td>
</tr>
<tr>
<td>6</td>
<td>ldpc_decoder_cb</td>
<td>14-16</td>
<td>23.0</td>
</tr>
<tr>
<td>7</td>
<td>bch_decoder_bb</td>
<td>17</td>
<td>14.9</td>
</tr>
<tr>
<td>8</td>
<td>bbdescrambler_bb</td>
<td>18</td>
<td>225.8</td>
</tr>
<tr>
<td>9</td>
<td>bbdescrambler_bb</td>
<td>18</td>
<td>252.5</td>
</tr>
<tr>
<td>10</td>
<td>file_sink</td>
<td>19</td>
<td>346.5</td>
</tr>
</tbody>
</table>

Tab. V presents the per block normalized throughputs of gr-dvbs2rx and of this work (considering the gr-dvbs2rx pipeline decomposition). For each GNU Radio block the tasks equivalence with our system is given. We measured an overall information throughput of 14.9 Mb/s. As GNU Radio pins each block to a thread, the throughput performance is driven by the slowest block (here $bch_{decoder}\_bb$). gr-dvbs2rx uses 10 threads (same as the number of stages). If we applied the same decomposition without the duplication of the stage 7 our receiver will have been limited to the throughput of the BCH decoder (6.9 Mb/s). With the duplication technique the stage 7 is automatically dispatched on multiple threads and its throughput is approximately multiplied by the number of threads. This automatic transformation is not possible with the GNU Radio implementation. Moreover, still if we only consider the gr-dvbs2rx pipeline decomposition, our work will have been limited to the lowest sequential throughput.

3gr-dvbs2rx fork (thr_benchmark branch): github.com/kouchy/gr-dvbs2rx/
which is 33.1 Mb/s (symbol_sync_cc block). Thanks to a finer decomposition into tasks (symbol_sync_cc = Rx + Rx + Rs) our receiver is able to reach 55 Mb/s (see Tab. IV). As a result, the throughput of the proposed implementation is 3.7 times faster than gr-dvb2rx.

b) Grayver and Utter: On a comparable CPU, we estimated that their work is able to double or even triple the throughput of our implementation. This is mainly due to new algorithmic improvements in the synchronization tasks. For instance, they were able to express more parallelism in the Synchronizer timing task (tRx). However, we also tried some aggressive optimizations in this task but we never succeeded to measure the same level of FER decoding performance. It could be interesting to check for any penalty in terms of decoding performance that may occur and to combine their optimizations with our DSEL. Unlike our work, their work focuses on a single DVB-S2 configuration (8-PSK, N = 64800) and R = 1/2 and a single architecture (x86). Their implementation looks like an hard-coded solution for the DVB-S2 standard while our goal is to provide generic methods and tools for SDR system implementations.

VI. CONCLUSION

In this article, we introduced a new DSEL designed to satisfy SDR needs in terms of expressiveness and performance on multicore processors. It allows the definition of stateful tasks, early exits and dynamic control. We evaluated it on micro-benchmarks and showed that its scheduling overhead is negligible for tasks longer than 4 μs. We evaluated a full software implementation of the DVB-S2 standard built with our DSEL and the AFF3CT library for tasks. This implementation is the fastest open source software solution on multicore CPUs. It matches satellite real time constraints (30 - 50 Mb/s), which demonstrates the relevance and efficiency of the DSEL. This is the consequence of two main factors: 1) the low overhead achieved by DSEL, 2) an efficient implementation of the pipeline technique, where one stage, parallelized, reaches saturation. In future works, we plan to integrate the parallel features of the DSEL with high level languages such as Python or MATLAB typically used in the signal processing community, often less familiar with the C++ language. Moreover, automatic parallelization, tuning of pipelining stages, could be investigated. A profile-guided optimization, capturing task runtime, has been used to tune pipeline stages, for instance. A more automatic and integrated approach could be possible since the analysis of the task graph is dynamic.

REFERENCES
