Skip to Main content Skip to Navigation
Conference papers

Heterogeneous multicore SDRAM interference analysis

Abstract : The purpose of this paper is to describe a set of DDR3 SDRAM interference estimation cost functions. The arbitration system of the SDRAM controller heavily impact the interference analysis. In this work, three arbitration are considered, corresponding to the situations where the accessed memory address belongs to the same block address, different memory banks and different rows. The aim of these functions is to estimate the instructions interference overhead may suffer when concurrently accessing these three logical addresses in a SDRAM saturation context. To develop these interference expressions, specific measurement systems, micro-benchmarks and theory on SDRAM controllers have been used.
Document type :
Conference papers
Complete list of metadata
Contributor : Open Archive Toulouse Archive Ouverte (OATAO) Connect in order to contact the contributor
Submitted on : Monday, October 18, 2021 - 3:54:39 PM
Last modification on : Wednesday, June 15, 2022 - 10:10:32 AM
Long-term archiving on: : Wednesday, January 19, 2022 - 9:06:14 PM


Files produced by the author(s)


  • HAL Id : hal-03383504, version 1
  • OATAO : 28021



Alfonso Mascareñas González, Frédéric Boniol, youcef Bouchebaba, Jean-Loup Bussenot, Jean-Baptiste Chaudron. Heterogeneous multicore SDRAM interference analysis. The 29th International Conference on Real-Time Networks and Systems (RTNS '21), Apr 2021, Virtual event, France. pp.12-23. ⟨hal-03383504⟩



Record views


Files downloads