Fast cut-off, low I 2 T and high temperature monolithic on-chip fuse on silicon substrate for new fail-safe embedded power switch

Amirouche Oumaziz, Emmanuel Sarraute, Frédéric Richardau, Abdelhakim Bourennane, Céline Combettes, Vincent Bley, Ayad Ghannam

To cite this version:


HAL Id: hal-03381413
https://hal.archives-ouvertes.fr/hal-03381413
Submitted on 16 Oct 2021

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Fast cut-off, low I²T and high temperature monolithic on-chip fuse on silicon substrate for new fail-safe embedded power switch

Amirouche Oumaziz 1,2,3, Emmanuel Sarraute 1,3, Frédéric Richardseau 1,3, Abdelhakim Bourennane 2, Céline Combettes 3, Vincent Bley 3, Ayad Ghannam 4

1 University of Toulouse; INP; UPS; LAPLACE (Laboratoire Plasma et Conversion d’Energie) ENSEEIHT
2 LAAS-CNRS, University of Toulouse, CNRS, UPS, Toulouse, France
3 CNRS; LAPLACE; F-31071 Toulouse, France
4 3DiS Technologies, Miniparc, 478 Rue de la Découverte, 31670 Labège, France

Abstract— In this paper, a first concept of monolithic semiconductor fuses on silicon substrate, is realized and experimentally characterized. These new compact devices are, able to perform fast and irreversible current cut-off at medium voltage (200V), relatively high current (10A), with very low pre-arcing time (~ 4 μs to 5 μs). The fuses are intended for fail-safe power converter capabilities applications. Design and 3D simulation by finite elements method, taking into account static and dynamic specifications have been carried out. Thermal management in steady state is improved by dielectric epoxy thermal insulation under each constriction of the fuse. Implementation and practical tests are reported.

Keywords— On-chip fuse, Power Converters, fuse design, 3D finite elements method.

I. INTRODUCTION

Power electronic devices are widely used in different applications requiring high reliability, like automotive. Then, it is very important to improve the availability in order to guarantee fault tolerance and continuity of service. Fuses are simple, passive and inexpensive components, capable if they are well designed to protect electrical devices in the event of short-circuits. In this paper, a new concept of fuses is presented, for power semiconductors devices protection. These fuses could be monolithically integrated within active power devices [1] [2], in fail-safe power inverters capabilities [3] [4] [5] using SMD commercial fuses or PCB fuses prototypes. An example of a fail-safe capability is presented in Figure 1. The configuration considers a back-up half-bridge, allowing inverter’s post-fault reconfiguration at full power.

Monolithic association of a top fuse on RC-IGBT (Figure 1, blue dashed box) would be very interesting, more secure IGBT can be provided, increasing their global reliability and applications.

II. FUSES CHARATERISTICS & DESIGN

A. Characteristic of the targeted monolithic fuses

Usually, to protect semiconductor components, fuses are made from thick or thin metal films (copper or aluminum) on commercial SMD fuses [6], Printed Circuit Board (PCB) substrates [5] [7] [8] or printed on PCB using conductive composites (silver) [9] for low power applications. The proposed fuses (Figure 2) consist of a thin (18 μm) film of copper deposited on a massive 400 μm silicone substrate. When the energy let-through (P in [A².s]) is exceeded, in case of a short-circuit occurrence, the metal constituting the constrictions evaporates. The distance across the pads must be sufficiently long (1mm here) to withstand the supply voltage (up to 400 VDC). The evaporation must be reversible in order to minimize the presence of metallic particles, which could cause re-arcing phenomena.

Oumaziz et al. – 2021, October 11.
A major difficulty of fuse technology is to create an insulating coating to trap the vaporized metal particles and passivate them in order to maintain a recovery voltage at least equal to that of the power supply without the risk of current leakage and arc recovery. The choice of material and its deposition mode is essential. This aspect is the subject of this article. Another important point is the control of the cut-off speed to limit the overvoltage and to avoid breakdown other components in parallel. This aspect is even more complex and will not be dealt with in this article.

The fuses design simulations have been carried out using “Comsol Multiphysics™ (software version 5.3a)”. The fuses have been designed for 10 A nominal current at 85 °C substrate’s maximum temperature, allowing 115 °C maximum constriction’s temperature, because electronic power devices could operate in extreme temperature conditions [10]. Substrate’s passivation is ensured by using thin film of Nitride below the copper layer in order to avoid leakage currents after the constriction’s blows. Optimized epoxy (low thermal conductivity, 1.16 W.m⁻¹.K⁻¹) thickness (25 µm), thermally insulates the constriction.

B. Design and electro-thermal simulations

Geometrical, electrical, physical, thermal and mechanical parameters, like constructions length and thickness, materials thermal and electrical conductivity, rating current, temperature, are combined and built up in Comsol simulations to adjust the constrictions maximum temperature by processing their widths. Four fuses topologies were designed, depending on the number of serial (Ns) and parallel (Np) constrinctions. Fuses topologies, constriction and longitudinal substrate temperatures distribution are shown in Figure 3.

A preliminary theoretical calculation from the Fourier’s law, allowed us to set up the initial constriction’s width value for the mono-constriction design, with respect to the maximum allowed temperature (115 °C).

\[ \Phi = -\lambda \frac{dT}{dx} \quad (1) \]

Where \( \Phi \) represents the heat flux density, \( \lambda \) the thermal conductivity and \( \frac{dT}{dx} \) the thermal gradient.

The reference design (Ns=Np=1, Figure 3.a) required a constriction’s width of 240 µm to fit the temperature parameter (115 °C). Furthermore, the optimized epoxy’s thickness (25 µm) ensures thermal decoupling between the constriction (red line) and the silicon substrate (blue line) (Figure 3.e). Power losses through the constriction are estimated to 394 mW, which is comparable with the average losses in commercially available substrate fuses for the rated current. In order to minimize the fuse’s chip area, we added a parallel constriction (Ns=1 Np=2, Figure 3.b) to the first model. As a consequence, power dissipation has been improved, due to an improved heat distribution. To fit the specification of 115 °C constriction’s maximum temperature at the rated current, a 117 µm constriction’s width was required. The spacing between the two parallel constructions is chosen so the substrate’s temperature distribution between them, is close enough to set-up temperature (85 °C), to avoid thermal coupling (Figure 3.f). This improved configuration afforded an area gain of 37 % as compared to the reference fuse design described above, with approximatively the same power losses (404 mW). A serial constriction is added to the reference design to build up a two serial constrictons fuse (Ns=2 Np=1, Figure 3.c). The idea is to split the initial constriction’s length (1 mm) in two equal constrinctions of 500 µm length, which will split the electrical and mechanical constraints on the silicone substrate during the constrictons break-up and improve the thermal dissipation through the substrate. A shorter track has a reduced thermal deflection and therefore allows an even smaller thickness at maximum iso-temperature. To separate the constrictons, a middle pad is added, which unfortunately increases the fuses area, but it is size optimized to insure thermal decoupling between them. Figure 3.g shows a dissociate constrictons temperatures profile thanks to the middle pad. The estimated area loss is about 15 % compared to the reference design. Only 138 µm constriction’s width is required to reach the constriction’s maximum temperature specification with power losses estimated to 684 mW. The last configuration combines the advantages of parallelization and serialization in a structure made of four constrictons (Ns=Np=2), as shown in Figure 3.d. Parallelizing and serialization give noticeable improvement on the fuses area. Indeed, the estimated area gain is about 73 % as compared to the reference design (Ns=Np=1). Only 67 µm constriction’s width was required to reach the maximum allowed temperature of 115 °C. This configuration shows an estimated power loss about...
705 mW, which is still in the average as compared to the commercially available substrate fuses.

In the case of fault occurrence, the current \( I_{ce}(t) \) increases through the stray inductance to reach the maximum value \( I_{ce max} \) that results fuse melting. Given the expression of the \( IT_p \) quantity in relation \( (2) \) and the current curve expression \( I_{ce}(t) = \frac{\partial I}{\partial t} \), the expression \( (3) \) of the pre-arcing delay time \( T_p \) can be obtained:

\[
T_p^2 = \int_0^{T_p} I_{ce}(t) \, dt \quad (2)
\]

\[
T_p = \left( \frac{3 \partial I}{\partial t} T_p \right)^{1/3} \quad (3)
\]

Where \( I_{ce} \) represents the maximum default current through the fuse element defined by the relation \( (4) \):

\[
I_{ce max} = \left( \frac{3 \partial I}{\partial t} T_p \right)^{1/3} \quad (4)
\]

Designs improvements made very fast fuses, Figure 4 shows actual fuses areas and \( IT \) value for each fuse configuration.

Both parallelization and serialization made very fast fuses \( (2.8 \text{ and } 3.1 \mu s \text{ at } 1420 A \text{ and } 630 A \text{ respectively}) \) with lower \( ITp \) \((1.45 \text{ and } 1.01 A^2.s \text{ respectively}) \) melting energy requirement compared to the reference design \((1.53 A^2.s)\). The serial configuration presents more occupied area, because of the middle separation pad. The highest improvement is achieved when both parallelization and serialization are combined simultaneously. The last design shows improvements in both occupied area and energy backup requirements \( ITp \) \((0.48 A^2.s)\) with mainly low pre-arcing time \((1.9 \mu s \text{ at } 770 A)\). These integrated fuses occupy at least four times less area, and are three times faster, than one of the compact [11] and faster [12] commercially available fuses. Such a low value suggests the possibility of directly protecting a transistor device in short-circuit operation with a fuse, provided that the fuse can be replaced.

### III. FUSES REALIZATION

The monolithic on-chip fuse devices are fabricated using conformal 3D-RDL technology [13]. This technology consists on forming 3D conformal interconnects over ICs or packages using wafer-level processing. It enables forming 3D interconnects, both horizontal and vertical parts simultaneously, using a single electroplating step. Hence, no multiple planar RDL with vias are involved, reducing thus the number of processing steps. In general, the technology involves forming first a 3D re-passivation layer over 3D topography (i.e. a die or a 3D feature) to isolate the 3D interconnects from their surrounding environment while keeping openings in desired locations for electrical connection with underlying device [14]. Then, the 3D interconnects are formed using 3D copper electroplating inside a photoresist. The particularity of this technology is its capability of forming high aspect ratio 3D-RDL/3D Interconnects over a vertical sidewall [14].

In the current work, fabricating the devices involved the following steps: 1/ a nitride layer was deposited on the silicon substrate to electrically isolate it from the 3D interconnects; 2/ a 25 µm-thick epoxy layer was formed above the substrate. This layer serves as a core to form the constriction of the fuse using 3D-RDL technology. No re-passivation layer was needed as the core was already insulative; 3/ a seed layer was sputtered above the substrate; 4/ a photoresist was deposited and 3D patterned; 5/ 20 µm-thick 3D copper interconnects were electroplated inside the photoresist. For the presented device, the copper laid-out partly on the epoxy core and on the substrate, without electrical connection to the later as it was passive; 6/ etching and cleaning. These steps are shown on Figure 6. When integrating the monolithic fuses above an active chip, the same processing steps could be applied. The first step of depositing a nitride layer can be omitted if the chip has one above it that answers design requirements. On the other hand, an organic re-passivation layer can be applied for electrical shielding from unwanted areas and/or to increase the separation distance between the fuse and some sensitive parts of the chip, such as RF areas. Given the small number of processing steps, the proposed herby solution is very advantageous for fabricating at wafer-level high-Rel active devices with fuses on-chip.

Figure 4 : 10 A fuses surfaces (a) and \( ITp \) (b) versus fuses topologies @ \( I_{Nominal}= 10 A \), fuse’s maximum temperature=115 °C, substrate’s maximum temperature=85 °C, copper’s thickness=18 µm and epoxy’s thickness=25 µm

Both parallelization and serialization made very fast fuses \((2.8 \text{ and } 3.1 \mu s \text{ at } 1420 A \text{ and } 630 A \text{ respectively})\) with lower \( ITp \) \((1.45 \text{ and } 1.01 A^2.s \text{ respectively})\) melting energy requirement compared to the reference design \((1.53 A^2.s)\). The serial configuration presents more occupied area, because of the middle separation pad. The highest improvement is achieved when both parallelization and serialization are combined simultaneously. The last design shows improvements in both occupied area and energy backup requirements \( ITp \) \((0.48 A^2.s)\) with mainly low pre-arcing time \((1.9 \mu s \text{ at } 770 A)\). These integrated fuses occupy at least four times less area, and are three times faster, than one of the compact [11] and faster [12] commercially available fuses. Such a low value suggests the possibility of directly protecting a transistor device in short-circuit operation with a fuse, provided that the fuse can be replaced.

### III. FUSES REALIZATION

The monolithic on-chip fuse devices are fabricated using conformal 3D-RDL technology [13]. This technology consists on forming 3D conformal interconnects over ICs or packages using wafer-level processing. It enables forming 3D interconnects, both horizontal and vertical parts simultaneously, using a single electroplating step. Hence, no multiple planar RDL with vias are involved, reducing thus the number of processing steps. In general, the technology involves forming first a 3D re-passivation layer over 3D topography (i.e. a die or a 3D feature) to isolate the 3D interconnects from their surrounding environment while keeping openings in desired locations for electrical connection with underlying device [14]. Then, the 3D interconnects are formed using 3D copper electroplating inside a photoresist. The particularity of this technology is its capability of forming high aspect ratio 3D-RDL/3D Interconnects over a vertical sidewall [14].

In the current work, fabricating the devices involved the following steps: 1/ a nitride layer was deposited on the silicon substrate to electrically isolate it from the 3D interconnects; 2/ a 25 µm-thick epoxy layer was formed above the substrate. This layer serves as a core to form the constriction of the fuse using 3D-RDL technology. No re-passivation layer was needed as the core was already insulative; 3/ a seed layer was sputtered above the substrate; 4/ a photoresist was deposited and 3D patterned; 5/ 20 µm-thick 3D copper interconnects were electroplated inside the photoresist. For the presented device, the copper laid-out partly on the epoxy core and on the substrate, without electrical connection to the later as it was passive; 6/ etching and cleaning. These steps are shown on Figure 6. When integrating the monolithic fuses above an active chip, the same processing steps could be applied. The first step of depositing a nitride layer can be omitted if the chip has one above it that answers design requirements. On the other hand, an organic re-passivation layer can be applied for electrical shielding from unwanted areas and/or to increase the separation distance between the fuse and some sensitive parts of the chip, such as RF areas. Given the small number of processing steps, the proposed herby solution is very advantageous for fabricating at wafer-level high-Rel active devices with fuses on-chip.

Figure 5 : Microscopic view of a parallel fuses constrictions (a) and microphotography of the realized 10 A mono-constriction fuse (b).

The fuses have been realized in collaboration with 3DiS™ [15] using facilities of the micro and nanotechnology platform of LAAS-CNRS laboratory. The pads are oversized \((5x5 \text{ mm}^2)\) in order to ease the measurements and experiments. A microscopic view of a parallel fuse constrictions and a mono-constriction fuse picture are shown in Figure 5.c and Figure 5.d.
ads damages, fuses passivation is required. To (for the experiments) and external ance. Only the constriction

\[ R_{\text{fuse}} \times S_{\text{fuse}} = (R_{\text{Pads}} + R_{\text{Constriction}}) \times S_{\text{fuse}} \]

\[ R_{\text{fuse}} \times S_{\text{fuse}} = (2.28 \, \text{m} \Omega + 3.98 \, \text{m} \Omega) \times 2.52 \times 10^{-2} \, \text{cm}^2 \]

The fuse’s specific resistance (0.157 m\(\Omega\)cm\(^2\)) is at least 60 times less important than specific resistance (10 m\(\Omega\)cm\(^2\)) of commercially available power switches. Meaning that the fuses will not induce any important power losses when integrated on power switch.

### Table 1: Fuses measured nominal resistances

<table>
<thead>
<tr>
<th>Nom. Resistance (m(\Omega))</th>
<th>Design</th>
<th>ns=np=1</th>
<th>ns=1 np=2</th>
<th>ns=2 np=1</th>
<th>ns=2 np=2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Theoretical</td>
<td></td>
<td>3.98</td>
<td>4.08</td>
<td>6.92</td>
<td>7.13</td>
</tr>
<tr>
<td>Measured</td>
<td></td>
<td>6.23</td>
<td>6.74</td>
<td>12.87</td>
<td>12.83</td>
</tr>
</tbody>
</table>

Measured at 10% of rated current

### B. Preliminary experimental test without passivation

The experimental test circuit (Figure 7) is mostly composed of a current-limited voltage source, four parallel capacitors which makes a total capacitance of 1880 \(\mu\)F. A crowbar thyristor is used to trigger the short-circuit. It is used to take advantage of its very high overcurrent capacity without being destroyed unlike a transistor. In order to limit the energy and to limit the \(\frac{dV}{dt}\) max value, a 700 nH snubber inductance was added. When triggered, the serial thyristor creates a current path through the fuse, like a short-circuit. A freewheeling diode is included in parallel with the inductance as in real switching cell. This diode is important, it prevents the fuse from having to dissipate all the energy stored in the snubber inductance. Only the energy dissipated in the stray inductance, around 50 nH, will be dissipated in the fuse as in a real switching cell.

When the thyristor is triggered, the capacitors stored energy is partially discharged through the fuse, which increases its voltage and current until the required constriction’s melting point energy is reached, resulting in its interruption. Finally, the initiated arc persists until the current reaches zero. This current cancellation must remain indefinitely and must not restrike. The primary fuses interruption process studies were carried out on non-passivated mono-constriction fuses in order to study the electrical behavior. The results of the interruption, obtained for 50 V, microphotograph of the interrupted constriction and the measured leakage current are presented in Figure 8. Unfortunately, the results (Figure 8.a) showed current re strike during the arcing period. As a result, both pads adjacent to the constriction were damaged (Figure 8.b). That could be attributed to an excess of energy and without any top fuse passivation, it spreads over the pads. In order to achieve a satisfactory and controlled interruption without any pads damages, fuses passivation is required. To accomplish the passivation process, silicone gel, like used in power inverters modules, to help reduce mechanical stress, electrical breakdown, moisture, etc. seems to be the appropriate passivation product. Methods and technological passivation process are described below.

Oumaziz et al. – 2021, October 11.
C. Fuses passivation technological process

During the fuses cut-off sequence at voltages higher than 100 V, the fuses have to be soldered on the bottom face, otherwise, the mechanical stresses induced by the electrical energy cause silicone substrate breakdown. The fuses were soldered on a FR4 substrate (Figure 9.a). Then, the wire bondings, made of aluminum (254 µm diameter), were designed with an I*T value, 200 times higher than the devices I*T values. This is a safety parameter, to support the rated current (10 A), measure the voltage across the constrictions and avoid current variations sensitivity. A specific PTFE mold, comprising a middle cavity, was designed (Figure 9.b) using a 3D printer in order to cast the silicone gel on the chip-fuse.

As a passivating silicone gel, Wacker SilGel 612 A/B, dedicated for electronic components and power electronics industries, is used. Wacker SilGel 612 A/B has a flame retardancy classification of UL 94 HB [17]. Air impurities introduced during the dispensing sequence, are eliminated using vacuum machine.

D. Results and discussion

Using the experimental test circuit presented above (Figure 7), fuses cut-off tests have been carried out on the different topologies (np=2 ns=1, np=1 ns=2, ns=np=2). Figure 10 presents the cut-off sequence results for a two parallel constrictions fuse, with associate leakage current measure at rated voltage (200 V).

The fuses cut-off electrical characteristics (Figure 10.a) are very interesting, no current restrike is observed. Satisfactory cut-off is achieved at 1000 A after a pre-arcing time of ~5 µs. The silicone gel contained the vaporized constrictions metal (Figure 10.d) by absorbing the excess of energy after the constrictions blow-up. No serious pads damaging was observed. The leakage current (Figure 10.c) is a little high (854 µA, 171 mW) for this fuse version, but the insulation resistance after opening still acceptable (230 kΩ) at rated voltage (200 V).

Serial constrictions fuse configuration (ns=2 np=1) (Figure 11) showed less current leakage (170 µA, 34 mW) at rated voltage (Figure 11.c). Well fuse cut-off is performed after a pre-arcing time of ~5 µs at 720 A. No sign of pads damaging (Figure 11.d) is observed after removing the silicone gel. The insulation resistance (after opening) is very high, about 1.17 MΩ at rated voltage.
Figure 12: Electrical characteristics of a four serial/parallel constrictions fuse (ns=np=2) cut-off (a), photography before the cut-off test (b), leakage current at rated voltage (c) and observed constrictions zone after fuse cut-off (d).

The last fuses configuration (ns=np=2) showed very interesting results compared to the others. A perfect cut-off is achieved after a pre-arcing time of only ~4 µs at 720 A, without any current restrike (Figure 12.a) and no pads damaging (Figure 12.d). Measured leakage current (Figure 12.c) at rated voltage is very low (25 µA, 5 mW), providing an insulation resistance of 8 MΩ. This technology and structure therefore seem promising for a voltage rise and to be compatible with 600 V or even 1200 V rated components used under 300 V and 600 V respectively.

E. FT theoretical and experimental comparative

In order to assess the process tolerances, theoretical and experimental FT values are compared (Table 2). As expected, the required breaking energies (FT) are very low.

Table 2: Theoretical and experimental FT comparative

<table>
<thead>
<tr>
<th>Design</th>
<th>ns=np=1</th>
<th>ns=1 np=2</th>
<th>ns=2 np=1</th>
<th>ns=np=2</th>
</tr>
</thead>
<tbody>
<tr>
<td>FT (A².s)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Theoretical</td>
<td>1.53</td>
<td>1.45</td>
<td>1.01</td>
<td>0.47</td>
</tr>
<tr>
<td>Measured</td>
<td>1.93</td>
<td>1.71</td>
<td>0.7</td>
<td>0.55</td>
</tr>
</tbody>
</table>

Table 3: Leakage current and arcing time measurements

<table>
<thead>
<tr>
<th>Component</th>
<th>Leakage Current (µA)</th>
<th>Arcing Time (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fuse</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>Market fuse</td>
<td>200</td>
<td>10</td>
</tr>
</tbody>
</table>

These results indicate that the fuse is no longer in its ohmic state, thus the arcing period definition (until the fuse current reaches its maximum value) no longer applies. During this time, the conduction metal is in liquid then gas state, which means the arcing period (blue area) has started. The presented measured values are calculated respecting the pre-arcing period definition (excluding the orange area). In addition, these fused FT values can be at least five times smaller than commercially available fuses (same rated current). It means that the fuses, in case of fault occurrence, will provide a safe current path cut-off, while avoiding circuit’s healthy parts damages.

In this paper, a new concept of monolithic on-chip fuses, based on silicone substrate, is simulated and experimentally characterized for the first time. Several fuses topologies were studied under medium voltage (200 V) and showed very good results. The devices are able to perform, fast and safe cut-off, with very low FT energy. The models and theoretical configuration (ns=np=2) version, with very compact occupied area (1.46 mm²), the insulation resistances after opening are very high (between 230 MΩ and 8 MΩ, depending on the fuses topologies), which guarantee very low leakage current at rated voltage (200 V). Fuses passivation process, using silicone gel, improved the cut-off process by absorbing excess energy. In addition, since power inverters mass production already uses this product, the passivation process using silicone gel will not require more expenses. These results indicate that design of more compact fault-tolerant inverters, combining active components (IGBTs, SJ-SiC-Mosfet) and on-chip fuses, monolithically, is possible for medium voltage and medium power applications. Future work will focus on the lateral integration of these fuses on top-side connection-diodes for back-up phase-leg link. A 3D structure extension with low size is also in progress.

References


