Skip to Main content Skip to Navigation
Conference papers

Synthesis of Finite State Machines on Memristor Crossbars

Abstract : Memristor device represents one of the most relevant technologies to deal with CMOS technological issues. In the scientific literature, a relevant amount of works have discussed the memristor device, with a particular emphasis on memristor-based crossbar architectures. However, while the synthesis of combinational logic circuits is widely discussed, the same cannot be said for sequential logic circuits. In this work, we propose a new approach for synthesizing sequential circuits based on memristor crossbar, by enhancing an existing architecture. This approach only exploits memristors within the crossbar for implementing the state feedback mechanism, with the aim of advancing the integration process of memristor-based circuits. Moreover, to provide an automated synthesis process of memristor-based sequential circuits, we extend a pre-existing automated synthesis framework so it can be integrated with widely used tools and formats as register-transfer level (RTL) or Berkeley Logic Interchange Format (BLIF) files. We performed several experiments on publicly available benchmarks in order to compare the proposed architecture against its predecessor in terms of circuit integration and efficiency. Obtained results highlight acceptable overheads (up to a maximum of 24%) compared with the opportunity of integration offered by the proposed architecture.
Complete list of metadata
Contributor : Marcello Traiola Connect in order to contact the contributor
Submitted on : Tuesday, January 5, 2021 - 9:28:14 AM
Last modification on : Thursday, January 21, 2021 - 3:09:04 AM
Long-term archiving on: : Wednesday, April 7, 2021 - 9:21:03 AM


Files produced by the author(s)




Umberto Ferrandino, Marcello Traiola, Mario Barbareschi, Antonino Mazzeo, Petr Fišer‬, et al.. Synthesis of Finite State Machines on Memristor Crossbars. 21st International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), Apr 2018, Budapest, Hungary. pp.107-112, ⟨10.1109/DDECS.2018.000-3⟩. ⟨hal-03094575⟩



Record views


Files downloads