Out-of-Equilibrium Body Potential Measurement on Silicon-on-Insulator With Deposited Metal Contacts

Miltiadis Alepidis, Aude Bouchard, Cécile Delacour, Maryline Bawedin, Irina Ionica

► To cite this version:

Miltiadis Alepidis, Aude Bouchard, Cécile Delacour, Maryline Bawedin, Irina Ionica. Out-of-Equilibrium Body Potential Measurement on Silicon-on-Insulator With Deposited Metal Contacts. IEEE Transactions on Electron Devices, 2020, 67 (11), pp.4582-4586. 10.1109/TED.2020.3023872 . hal-03090124

HAL Id: hal-03090124

<https://hal.science/hal-03090124>

Submitted on 31 Dec 2020

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Out-of-equilibrium body potential measurement on silicon-on-insulator with deposited metal contacts

Miltiadis Alepidis, Aude Bouchard, Cecile Delacour, Maryline Bawedin, Irina Ionica

Abstract— This article focuses on one of the floating body effects in silicon-on-insulator (SOI) substrates, the out-of-equilibrium body potential. Unlike the already existing studies which are exploring either SOI fully-fabricated devices or SOI wafers measured with pressure probes, here the out-of-equilibrium body potential is explored in SOI substrates with deposited metal contacts. Chromium and gold/titanium contacts of various geometries were deposited on silicon films of SOI and the floating body potential was examined in each case. The effect of annealing on the device behavior was also investigated. The performance of the deposited metal contacts is evaluated through current and potential monitoring under quasi-static conditions. Depending on the workfunction difference between metal and silicon film, the current measurements show that the contact behavior is mainly ohmic-like or Schottky-like. While body potential manifests itself with Schottky-like contacts, it does not seem to exhibit a significant response with ohmic contacts. The influence of the contact architecture on the body potential signature is illustrated, enabling the selection of the proper contact layout for an enhanced body potential response.

Index Terms— *out-of-equilibrium, body potential, silicon on insulator substrates, SOI, metal-silicon contacts*

I. INTRODUCTION

Although fully depleted silicon on insulator (SOI) field-effect transistors (FET) have improved performance compared to partially depleted devices, they are still not completely immune to floating body effects [1–5]. Even though the floating body effects are usually not desirable for the transistor operation [5], they can be exploited for practical applications [3]. For example, one of the floating body effects is the out-of-equilibrium body potential (V_B); it was extensively described for FD-SOI devices and used for DRAM applications [6]. The body potential variation in the device stems from the lack or excess of carriers in the Si film. A lack of carriers occurs while the gate voltage drives the Si film from depletion into inversion/accumulation and carriers are not instantaneously provided by the contacts. Under these conditions, the body potential simply follows the gate voltage and perishes after the injection of the carriers needed for the return to equilibrium. This effect was also measured in SOI wafers with the pseudo-MOSFET method [7], in which metallic pressure-probes are used as source/drain contacts and the silicon bulk serves as a back gate [2]. In this configuration, the body potential proved to be suitable for biochemical detection purposes since it exhibits a shift when charged molecules are placed on the top surface of the silicon film [7]. Consequently, the potential of applications is huge, since V_B monitoring can extend the current measurements [8,9] that are typically used for the biochemical detection with FETs. However in the present status, V_B was measured on SOI with a specific probe station with controlled pressure applied on the probes, which is known to provide ohmic contacts to the Si film [2]. A

pragmatic use for sensing purposes requires fabrication of realistic integrated devices with metal contacts pads on top of the Si films which are not dependant on a particular measurement system. Metal contacts on SOI, inspired by the pseudo-MOSFET, have already been successfully fabricated previously [10–14], with widely used metals and alloys. These studies, focus on current measurements for device characterization and sometimes consider the Schottky barriers between the metal contacts and the low doped Si film. However, they do not discuss the body potential response and the key question is whether the out-of-equilibrium body potential manifests itself in such devices configuration.

The aim of this paper is to give insights on the physical phenomena and the technological choices provoking an out-of-equilibrium body potential response in an SOI with metal deposited contacts, when the backgate is scanned from accumulation to inversion and vice-versa. We explore the use of chromium (Cr) and gold/titanium (Au/Ti) pads on both drain current and body potential. The effects of thermal annealing and geometry of pads are also investigated.

II. EXPERIMENTAL PROCEDURE

The devices under test are fabricated on SOI with 70nm Si film and 145nm buried oxide (BOX) thicknesses. The Si film is p-type with a doping concentration of $N_A \approx 10^{15} \text{cm}^{-3}$. Silicon mesas of $5 \times 5 \text{cm}^2$ were isolated by lithography and reactive ion etching. The top native oxide layer present on the Si was removed in a 5% HF solution for 5 seconds, prior to the metal deposition. The chromium patterns were fabricated by sputtering (300nm Cr layer thickness) on top of the wafer maintained at 120°C , followed by lithography and etching. The Au/Ti contacts were fabricated with a lift-off process after evaporating 5nm Ti and 30nm Au layers at room temperature, in vacuum. The metal pads are either circular with a radius of $100\mu\text{m}$ or square of $100\mu\text{m}$ side and they are positioned at various distances between them ($d=0.3\text{mm}$, 0.5mm and 1mm), as illustrated in the schematic of Fig.1.

Fig. 1: Device schematics. a) Cross-section view with the three metal contacts that correspond to source, drain and body. b) Top view of the device.

The electrical characterization was realised in a standard semiconductor probe station. An Agilent B1500 semiconductor analyser and four source/measure units were used for each one of the device terminals (Fig.1a). The drain current I_D , gate current I_G and body potential V_B were measured during sweeping the gate voltage V_G from accumulation to inversion (forward scan) and vice-versa (reverse scan), with a step of 50mV. The hold time (before the first

Manuscript submitted for review on June 2020. (Corresponding author: M Alepidis, e-mail: miltiadis.alepidis@grenoble-inp.fr).

M. Alepidis, A. Bouchard, M. Bawedin, I. Ionica are with IMEP-LaHC mixed research unit, governed by CNRS, University Grenoble Alpes, Grenoble-INP and University Saint Mont Blanc, located in 3 Parvis Louis Néel, CS 50257, 38016 Grenoble, France.

C. Delacour is with Neel Institut CNRS, University Grenoble Alpes, 25 rue des Martyrs BP 166 38042 Grenoble, France

measurement) and delay time (before each measurement point) were set to 30s and 100ms respectively, insuring an equilibrium starting point and reduced fluctuations in the monitored currents. The source was grounded, the drain voltage V_D was set to 0.1V and zero current condition was imposed to body contact for all the measurements. For I_D versus V_D , the voltage step was set to 20mV. The V_G values selected correspond to subthreshold, low inversion and strong inversion regimes for the device under test.

III. RESULTS AND DISCUSSIONS

A. Effect of the metal on the device response

Fig.2 illustrates the I_D - V_G characteristics curves for Cr and Au/Ti circular contacts placed in the centre of the device at a distance $d=1\text{mm}$ and a typical pseudo-MOSFET curve obtained with pressure probes of the same wafer. In strong inversion ($V_G > 0$), both metals have an I_D in the same order of magnitude as the pseudo-MOSFET measurement, with higher ON-current and a steeper subthreshold slope for Au/Ti contacts. In depletion regime, for the Cr contacts I_D drops in the order of 100 pA (similarly to the pseudo-MOSFET curve), while for Au/Ti it has a minimum value $\sim 1\text{nA}$. In accumulation ($V_G < 0$), I_D increases back with Cr contacts while it stays constant around 20nA for Au/Ti, contrary to pseudo-MOSFET which has a hole current in the μA range. It is evident that for the fabricated devices, the Cr contacts produce an I_D - V_G shape similar to the pressure controlled probes on Si films with lower current values. Note however that a better electrical contact for electrons is obtained with Au/Ti pads.

Fig. 2: I_D - V_G characteristic curves on semi-log scale Cr, Au/Ti and controlled pressure probes on top of 70nm thick Si on 145nm thick BOX. These curves are representative of all the devices tested.

Fig.3 presents the I_D - V_D curves of the same devices as in Fig.2 for various V_G voltages. The V_G values were selected in order the Si film to be in the subthreshold or inversion/accumulation regimes for each device. In all cases, I_D has a linear behaviour for low V_D values. Au/Ti contacts have a clear ohmic response for $V_G > 0$ and they show better conductivity compared to Cr. For $V_G < 0$ with Cr contacts, I_D quickly deviates from the linear behaviour when V_D increases while Au/Ti contacts show very small current values with a lesser dependence on V_G . This is consistent with Fig.2, since for accumulation we observe a low value plateau current for Au/Ti contacts.

Theoretically, the type of the contact is defined by the workfunction difference between the metal and the semiconductor [15]. For the p-type silicon used, the workfunction is calculated at 4.91eV. Consequently, we expect a rectifying behaviour for the Cr ($\phi_{Cr}=4.5\text{eV}$ [16]) contacts and a non-rectifying for Au/Ti ($\phi_{Au}\geq 5.1\text{eV}$ [16]). Note that the Ti layer is deposited for adhesion between Si and Au and for 5nm layer thickness, Ti should diffuse into the grain boundaries of Au [17], as a result it should not affect the electrical

response [18]. However, the experimental I_D - V_D curves are not entirely ohmic or Schottky on the full range of the V_G , probably because the actual carrier concentration in the Si film (including under the contacts) is modified by V_G . The aim here is not to provide a full understanding of this rather complex problem. It is important to underline that for low V_D , most of the curves show a fairly linear behaviour. We can therefore conclude that carriers should be provided in all the cases and we can proceed to the V_B measurements.

Fig. 3: I_D - V_D curves for Au/Ti contacts with a) $V_G > 0$ (Si film in inversion) and b) $V_G < 0$ (Si film in accumulation) and for Cr contacts with c) $V_G > 0$ and d) $V_G < 0$. Same devices as in Fig.2

Fig.4 depicts the V_B response of the devices under test. V_B with the Cr contacts is constant in accumulation and inversion regimes with the value of 50mV (corresponding to $V_D/2$). In the depletion regime it follows V_G and drops quickly to the equilibrium value. The rise of V_B is associated to the out-of-equilibrium lack of electrons at the beginning of the depletion/low inversion regime. The drop appears when the carriers are efficiently injected and the device returns to equilibrium; this is also evident through the I_G peak illustrated in the inset of the Fig.4. The Au/Ti contacts present small variations of V_B for negative V_G and reaches 50mV for positive V_G . The typical response of out-of-equilibrium V_B for the pseudo-MOSFET is similar to the one observed with Cr, but lower in value. The shift and the range of the V_B response between Cr and pressure probes is agreement with Fig.2 since it is associated with the depletion regime of each device. Additionally, SOI MOSFETs give a comparable V_B signature as reported in the literature [6,7,19]. Besides a stronger V_B signature, the Cr contacts provided less I_D current than Au/Ti leading to the conclusion that a higher resistivity contact might be more appropriate for a strong V_B response. In order to check this hypothesis, we proceed to annealing of the devices, which is expected to improve the contacts.

Fig. 4: V_B - V_G and I_G - V_G (inset) curves for devices with deposited contacts of Cr, Au/Ti and with controlled pressure probes. The right y-axis corresponds to the body potential of Au/Ti contacts, given in a smaller scale than Cr and pseudo-MOSFET (left y-axis).

B. Effect of annealing

The wafers were annealed for one hour in an oven at 300°C under high vacuum. The wafers with Au/Ti metal pads showed slightly increased contact conductivity after annealing (higher I_D) but no increase in V_B response and therefore we exclude them from the following studies. For a device with Cr contacts, a typical I_D - V_G curve before and after annealing is presented in Fig.5. We notice higher ON-currents for accumulation and strong inversion, and an increase of the current values in the depletion region. Additionally, the off-region of the device is narrowed after annealing, similar to results previously obtained in the literature for SOI with pressure probes [20]. The resistivity of the contacts after annealing is reduced, especially for holes, and the I_D - V_D curves (presented as an inset of Fig.5) have a linear response for both types of carriers after annealing (unlike in Fig.3d). The annealing process clearly improves the contact conductivity for the chromium contacts, but what is its effect on the V_B response?

Fig. 5: I_D - V_G curves in semi-log scale for a device with Cr contacts before and after annealing.

Fig.6 illustrates V_B - V_G and I_G - V_G (inset) curves for the same device before and after annealing. The V_B response is obviously diminished for both scanning directions. The deformation of the gate current (inset of Fig.6) shape signifies that the electrical quality of the contact affects the minority carrier injection in the silicon film. Before annealing, the minority carriers cannot be provided instantaneously. After annealing, we notice a significant decrease in the displacement current which implies that the respective amount of carriers is injected almost instantly in the silicon film, therefore, the device does not enter an out-of-equilibrium regime and V_B remains constant.

Fig. 6: V_B - V_G and I_G - V_G (inset) curves for a device with Cr pads before and after annealing. The right y-axis corresponds to the body potential after annealing in a smaller scale.

The effects of the materials and the process in the above analysis reveal that an excellent contact quality, with low resistance, does not guarantee a favorable V_B response. Indeed, a small contact resistance allows rapid carrier injection, leading to the suppression of the out-of-equilibrium phenomenon. On the contrary, out-of-equilibrium V_B

necessitates existence of barriers preventing the contacts to provide the carriers instantly. Annealing of the Cr contacts transforms towards a purely ohmic behaviour, eliminating the Schottky barrier and hence the V_B variations vanish.

For the next study of the effect of the distance between the contacts and the shape of the pads for V_B engineering, we'll focus on devices with chromium contacts, without annealing.

C. Distance between metal contacts

The channel length and width of FD-MOSFETs affect significantly their drive current. Considering the unconventional 3D geometry in pseudo-MOSFET and the necessary modifications in the models to accurately describe its current [2], we investigate the effect on V_B . While we can hardly correlate a parameter to the width, the channel length can be easily associated to the distance between the metal contacts. Initially, we monitored V_B in a three terminal configuration as in Fig.1a. We measured three devices with distances between the contacts of 0.3mm, 0.5 mm and 1mm. The curves are illustrated in Fig.7. The body potential variation is pronounced in all devices but the values are lower for $d=0.3$ mm. For $d=0.5$ mm and $d=1$ mm the difference between the curves seems minor since the signature is identical in shape and only slightly shifted.

Fig. 7: V_B - V_G curves for devices with Cr pads and various distances between the contacts.

To eliminate any variability issues between the devices, V_B was also monitored between various contacts on the same device having four circular metal pads and a distance of 1mm between them (Fig 8). The first contact (P1), which acts like the source, is grounded and V_B was monitored on one of the other three contacts (P2, P3, P4). Under these experimental conditions, the drain contact is floating, hence no V_D is applied. Fig.8 illustrates the response of the body potential and the respective I_G (inset).

Fig. 8: V_B - V_G curves for various contacts configurations. I_G - V_G curves (bottom inset) and schematic top view of the device (top inset).

Body potential response is affected by the distance from the source, unlike the gate current which is perfectly superposed for all the experiments. Although, the value of the body potential stays constant for each position during the linear increase, V_B returns to the equilibrium value in a sharper way if the distance between the contacts increases. I_G peak value always occurs when V_B returns to the equilibrium value, clarifying that the BOX capacitance charge concerns the full area of the Si mesas and is the same for a given mesa regardless of the distance. Larger distance between the contacts results also in higher V_B values. When the Si film is depleted, channel time constant value is large [21]. Consequently, the extra time needed for the carriers to be transferred at distant contacts, drives V_B to higher values.

Contact layout can have an important role on the tuning of the device and more specifically on V_B . Another factor that affects the electric field distribution in the silicon mesa is the contact shape which we examine next.

D. Shape of the contact

Square and circular metal contacts are compared in terms of body potential response in Fig. 9. In the graph, the comparison is realized for three distances (d) between the contacts. For $d=1\text{mm}$, the response is almost not affected by the contact shape. However, the impact of the shape becomes strong on the V_B - V_G curves when the distance between the contacts is in the same order of magnitude as their own size. This effect is probably related to the current density distribution in the thin Si film, which is associated to the electric field distribution. Simulations in pseudo-MOSFET with point contacts have shown a strong current density around the contacts in the Si film [22]. In the case of $100\mu\text{m}$ size pads, spaced by $300\mu\text{m}$, the electric field lines are affected by their shape and they might interact. The V_B response, which is related to the way that the carriers are injected in the film, will be more sensitive to the shape of the contacts if they are closed to one another. For practical applications, it is more convenient to use contacts with a stronger separation in order to reduce this effect and have a V_B less dependent on the contact in-plane geometry.

Fig. 9: Comparison of V_B - V_G curves for square (of $100\mu\text{m}$ side) and circular (of $100\mu\text{m}$ diameter) metal pads, with various distances between the contacts.

IV. CONCLUSIONS

This work focuses on the out-of-equilibrium body potential obtained on SOI wafers with metal-deposited contacts and gives an insight on the respective physics. The structures were inspired by the biochemical detection capability of the body potential in SOI wafers measured with pressure-controlled probes (pseudo-MOSFET configuration). The devices developed here are more adapted for applications since they replace the probes of a particular probe-station with metal contacts directly deposited on the Si film. We selected Cr and Au/Ti for the contacts since they are theoretically expected to form Schottky or ohmic for the Si doping used. While Cr contacts show higher contact resistance and hence lower ON-current, they clearly give strong and pronounced V_B response, similar to the pseudo-MOSFET configuration. On the contrary, Au/Ti devices have

higher current, but almost no body potential response. Annealing of the samples reduces the contact resistivity, but also reduces significantly the V_B signal. This illustrates the importance of having some barriers between the contacts and the Si film that prevent the carriers to be instantly provided during the V_G scan. The architecture of the devices was also considered in the V_B response through the investigation of the distance between the metal contacts and the contact shape. The results show that when the contacts are placed too close to each other, V_B weakens. The distance between the contacts affects also the path that the body potential follows to return to the equilibrium value. The comparison with I_G suggests that it stems from the diffusion of the carriers in the silicon film. Finally, the shape of the metal contact seems to be important when it is comparable in size with the distance between the contacts.

The overall outcome of this work indicates that for applications based on V_B response (e.g charge sensing), the use of Schottky contacts would be preferable to the use of ohmic contacts.

ACKNOWLEDGMENTS

The authors thank SOITEC for providing the wafers in this study and especially Dr. Frédéric Allibert for the inspiring conversations.

REFERENCES

- [1] S. Cristoloveanu, M. Bawedin, I. Ionica, Solid-State Electronics 117 (2016) 10–36.
- [2] S. Cristoloveanu, D. Munteanu, M.S.T. Liu, IEEE Transactions on Electron Devices 47 (2000) 1018–1027.
- [3] M. Bawedin, S. Cristoloveanu, J.G. Yun, D. Flandre, Solid-State Electronics 49 (2005) 1547–1555.
- [4] J.G. Fossum, S. Krishnan, O. Faynot, S. Cristoloveanu, C. Raynaud, IEEE Electron Device Letters 16 (1995) 542–544.
- [5] Ying-Che Tseng, W.M. Huang, D.C. Diaz, J.M. Ford, J.C.S. Woo, IEEE Electron Device Letters 19 (1998) 351–353.
- [6] M. Bawedin, S. Cristoloveanu, D. Flandre, F. Udrea, Solid-State Electronics 54 (2010) 104–114.
- [7] L. Benea, M. Bawedin, C. Delacour, I. Ionica, Solid-State Electronics 143 (2018) 69–76.
- [8] Y.-C. Syu, W.-E. Hsu, C.-T. Lin, ECS J. Solid State Sci. Technol. 7 (2018) Q3196–Q3207.
- [9] S.A. Pullano, C.D. Critello, I. Mahbub, N.T. Tasneem, S. Shamsir, S.K. Islam, M. Greco, A.S. Fiorillo, Sensors 18 (2018) 4042.
- [10] S. Cristoloveanu, T.V.C. Rao, Q.T. Nguyen, J. Antoszewski, H. Hovel, P. Gentil, L. Faraone, IEEE Transactions on Electron Devices 56 (2009) 474–482.
- [11] V.A. Kushner, J. Yang, J. Choi, T. Thornton, D. Schroder, ECS Trans. 2 (2006) 491–502.
- [12] K. Park, P. Nayak, S. Cristoloveanu, D.K. Schroder, IEEE Transactions on Electron Devices 56 (2009) 1269–1276.
- [13] L. Holtt, M. Born, M. Schlosser, I. Eisele, J. Grabmeier, A. Huber, IEEE Transactions on Electron Devices 54 (2007) 2685–2689.
- [14] M. Arsalan, X. Cao, B. Lu, Y. Chen, A. Zaslavsky, S. Cristoloveanu, M. Bawedin, J. Wan, in: 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2018, pp.1–3.
- [15] Semiconductor Material and Device Characterization, John Wiley & Sons, Inc., Hoboken, NJ, USA, 2005.
- [16] H.B. Michaelson, Journal of Applied Physics 48 (1977) 4729–4733.
- [17] T.C. Tisone, J. Drobek, Journal of Vacuum Science and Technology 9 (1972) 271–275.
- [18] I. Polishchuk, P. Ranade, Tsu-Jae King, Chenming Hu, IEEE Electron Device Letters 22 (2001) 444–446.
- [19] H. Park, J.-P. Colinge, S. Cristoloveanu, M. Bawedin, Physica Status Solidi (a) n/a (n.d.) 1900948.
- [20] G. Hamaide, F. Allibert, H. Hovel, S. Cristoloveanu, Journal of Applied Physics 101 (2007) 114513.
- [21] K. Romanjek, F. Lime, G. Ghibaud, C. Leroux, Solid-State Electronics 47 (2003) 1657–1661.
- [22] D. Munteanu, S. Cristoloveanu, E. Guichard, Solid-State Electronics 43 (1999) 547–554.