, AURIX TC27x D-Step 32-Bit Single-Chip Microcontroller User's Manual V2, vol.2, pp.2014-2026
Multi-architecture value analysis for machine code, 13th International Workshop on Worst-Case Execution Time Analysis, p.42, 2013. ,
OTAWA, a framework for experimenting WCET computations, 3rd European Congress on Embedded Real-Time Software, vol.1, 2006. ,
Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints, Proceedings of the 4th ACM symposium on Principles of programming languages, pp.238-252, 1977. ,
Generating test programs to cover pipeline interactions, 46th ACM/IEEE Design Automation Conference, pp.142-147, 2009. ,
ait: Worst-case execution time prediction by static program analysis, Building the Information Society, pp.377-383, 2004. ,
Reliable and precise WCET determination for a real-life processor, International Workshop on Embedded Software, pp.469-485, 2001. ,
The Mälardalen WCET benchmarks: Past, present and future, 10th International Workshop on Worst-Case Execution Time Analysis. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2010. ,
ALF-a language for WCET flow analysis, 9th International Workshop on Worst-Case Execution Time Analysis (WCET'09). Schloss Dagstuhl-Leibniz-Zentrum für Informatik, 2009. ,
The CompCert verified compiler. Documentation and user's manual. INRIA Paris-Rocquencourt, vol.53, 2012. ,
URL : https://hal.archives-ouvertes.fr/hal-01399482
A formally verified WCET estimation tool, 14th International Workshop on Worst-Case Execution Time Analysis. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-01087194
Papabench: a free real-time benchmark, 6th International Workshop on Worst-Case Execution Time Analysis (WCET'06). Schloss Dagstuhl-Leibniz-Zentrum für Informatik, 2006. ,
A versatile generator of instruction set simulators and disassemblers, 2009 International Symposium on Performance Evaluation of Computer & Telecommunication Systems, vol.41, pp.65-72, 2009. ,
Semi-automatic derivation of timing models for WCET analysis, ACM Sigplan Notices, vol.45, pp.67-76, 2010. ,
Executable analysis with circular linear progressions, 2007. ,
Dynamic branch resolution based on combined static analyses, 16th International Workshop on Worst-Case Execution Time Analysis-WCET 2016. OASICs, 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-01671350
, TriCore? TriCore? V1.6 Microcontrollers User Manual, vol.2
nML: A structural processor modeling language for retargetable compilation and ASIP design, Processor Description Languages, pp.65-93, 2008. ,
The worst-case execution-time problem-overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems (TECS), vol.7, issue.3, p.36, 2008. ,