, AURIX TC27x D-Step 32-Bit Single-Chip Microcontroller User's Manual V2, vol.2, pp.2014-2026

H. Cassé, F. Birée, and P. Sainrat, Multi-architecture value analysis for machine code, 13th International Workshop on Worst-Case Execution Time Analysis, p.42, 2013.

H. Cassé and P. Sainrat, OTAWA, a framework for experimenting WCET computations, 3rd European Congress on Embedded Real-Time Software, vol.1, 2006.

P. Cousot and R. Cousot, Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints, Proceedings of the 4th ACM symposium on Principles of programming languages, pp.238-252, 1977.

T. N. Dang, A. Roychoudhury, T. Mitra, and P. Mishra, Generating test programs to cover pipeline interactions, 46th ACM/IEEE Design Automation Conference, pp.142-147, 2009.

C. Ferdinand and R. Heckmann, ait: Worst-case execution time prediction by static program analysis, Building the Information Society, pp.377-383, 2004.

C. Ferdinand, R. Heckmann, M. Langenbach, F. Martin, M. Schmidt et al., Reliable and precise WCET determination for a real-life processor, International Workshop on Embedded Software, pp.469-485, 2001.

J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper, The Mälardalen WCET benchmarks: Past, present and future, 10th International Workshop on Worst-Case Execution Time Analysis. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2010.

J. Gustafsson, A. Ermedahl, B. Lisper, C. Sandberg, and L. Källberg, ALF-a language for WCET flow analysis, 9th International Workshop on Worst-Case Execution Time Analysis (WCET'09). Schloss Dagstuhl-Leibniz-Zentrum für Informatik, 2009.

X. Leroy, The CompCert verified compiler. Documentation and user's manual. INRIA Paris-Rocquencourt, vol.53, 2012.
URL : https://hal.archives-ouvertes.fr/hal-01399482

A. Maroneze, S. Blazy, D. Pichardie, and I. Puaut, A formally verified WCET estimation tool, 14th International Workshop on Worst-Case Execution Time Analysis. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01087194

F. Nemer, H. Cassé, P. Sainrat, J. Bahsoun, and M. D. Michiel, Papabench: a free real-time benchmark, 6th International Workshop on Worst-Case Execution Time Analysis (WCET'06). Schloss Dagstuhl-Leibniz-Zentrum für Informatik, 2006.

T. Ratsiambahotra, H. Cassé, and P. Sainrat, A versatile generator of instruction set simulators and disassemblers, 2009 International Symposium on Performance Evaluation of Computer & Telecommunication Systems, vol.41, pp.65-72, 2009.

M. Schlickling and M. Pister, Semi-automatic derivation of timing models for WCET analysis, ACM Sigplan Notices, vol.45, pp.67-76, 2010.

R. Sen and Y. N. Srikant, Executable analysis with circular linear progressions, 2007.

W. Sun and H. Cassé, Dynamic branch resolution based on combined static analyses, 16th International Workshop on Worst-Case Execution Time Analysis-WCET 2016. OASICs, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01671350

, TriCore? TriCore? V1.6 Microcontrollers User Manual, vol.2

J. Van-praet, D. Lanneer, W. Geurts, and G. Goossens, nML: A structural processor modeling language for retargetable compilation and ASIP design, Processor Description Languages, pp.65-93, 2008.

R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing et al., The worst-case execution-time problem-overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems (TECS), vol.7, issue.3, p.36, 2008.