Skip to Main content Skip to Navigation
Conference papers

Compact Modeling of 3D Vertical Junctionless Gate-all-around Silicon Nanowire Transistors

Abstract : This paper presents a physics based, computationally efficient compact modeling approach for 3D vertical gate-all-around junctionless nanowire transistor (JLNT) arrays designed for future high performance computational logic circuit. The model features an explicit continuous analytical form adapted for a 14 nm channel JLNT technology and has been validated against extensive characterization results on a wide range of JLNT geometry, depicting good accuracy. Finally, preliminary logic circuit simulations have been performed for benchmarking performances of transistor logic circuits, such as inverters and ring oscillators, designed using the developed model.
Complete list of metadatas

Cited literature [10 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-02869216
Contributor : Chhandak Mukherjee <>
Submitted on : Monday, June 15, 2020 - 7:41:54 PM
Last modification on : Wednesday, July 1, 2020 - 10:29:42 AM

File

Final_paper_EUROSOI_ULIS.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-02869216, version 1

Citation

Mukherjee Chhandak, Guilhem Larrieu, Cristell Maneux. Compact Modeling of 3D Vertical Junctionless Gate-all-around Silicon Nanowire Transistors. EuroSOI-ULIS 2020, Sep 2020, Caen, France. ⟨hal-02869216⟩

Share

Metrics

Record views

43

Files downloads

27