H. R. Andersen, An introduction to binary decision diagrams. Lecture notes, 1997.

C. Ballabriga, H. Cassé, C. Rochange, and P. Sainrat, OTAWA: an open toolbox for adaptive WCET analysis, Software Technologies for Embedded and Ubiquitous Systems (SEUS), pp.35-46, 2010.
URL : https://hal.archives-ouvertes.fr/hal-01055378

J. Béchennec and F. Cassez, Computation of WCET using program slicing and real-time model-checking, 2011.

J. R. Burch, E. M. Clarke, K. L. Mcmillan, D. L. Dill, and L. J. Hwang, Symbolic model checking: 1020 States and beyond. Information and Computation, vol.98, pp.142-170, 1992.

F. Cassez and P. G. Marugán, Timed automata for modelling caches and pipelines, 2015.

J. Engblom, Processor Pipelines and and Static Worst-Case Execution Time Analysis, 2002.

J. Engblom and A. Ermedahl, Pipeline timing analysis using a tracedriven simulator, Proc. of 6th International Conference on Real-Time Computing Systems and Applications (RTCSA), 1999.

H. Falk, S. Altmeyer, P. Hellinckx, B. Lisper, W. Putsch et al., Taclebench: A benchmark collection to support worst-case execution time research, 16th International Workshop on Worst-Case Execution Time Analysis, 2016.
URL : https://hal.archives-ouvertes.fr/hal-02610690

C. A. Healy, R. D. Arnold, F. Mueller, D. B. Whalley, and M. , Harmon. Bounding Pipeline and Instruction Cache Performance, IEEE Transactions on Computers, vol.48, issue.1, pp.53-70, 1999.

N. Holsti, T. Långbacka, and S. Saarinen, Worst-case execution time analysis for digital signal processors, 10th European Signal Processing Conference, pp.1-4, 2000.

N. Holsti and S. Saarinen, Status of the Bound-T WCET tool. Space Systems Finland Ltd, 2002.

R. Kassem, M. Briday, J. Béchennec, Y. Trinquet, and G. Savaton, Simulator generation using an automaton based pipeline model for timing analysis, In International Multiconference on Computer Science and Information Technology, pp.657-664, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00486839

R. Kirner, The wcet analysis tool calcwcet167, International Symposium On Leveraging Applications of Formal Methods, Verication and Validation, pp.158-172, 2012.

M. Langenbach, S. Thesing, and R. Heckmann, Pipeline modeling for timing analysis, International Static Analysis Symposium, pp.294-309, 2002.

X. Li, A. Roychoudhury, and T. Mitra, Modeling out-of-order processors for wcet analysis. Real-Time Systems, vol.34, pp.195-227, 2006.

Y. Li and S. Malik, Performance analysis of embedded software using implicit path enumeration, ACM SIGPLAN Notices, vol.30, pp.88-98, 1995.

T. Lundqvist and P. Stenstrom, Timing anomalies in dynamically scheduled microprocessors, 20th IEEE Real-Time Systems Symposium, pp.12-21, 1999.

C. Meinel and A. Slobodová, On the complexity of constructing optimal ordered binary decision diagrams, Mathematical Foundations of Computer Science, pp.515-524, 1994.

S. Minato, N. Ishiura, and S. Yajima, Shared binary decision diagram with attributed edges for ecient boolean function manipulation, 27th ACM/IEEE Design Automation Conference, pp.52-57, 1990.

J. Reineke, B. Wachter, S. Thesing, R. Wilhelm, I. Polian et al., A denition and classication of timing anomalies, 6th International Workshop on Worst-Case Execution Time Analysis (WCET'06), 2006.

C. Rochange and P. Sainrat, A context-parameterized model for static analysis of execution times, Transactions on High-Performance Embedded Architectures and Compilers II, pp.222-241, 2009.

I. J. Stein, ILP-based path analysis on abstract pipeline state graphs, 2010.

S. Thesing, Safe and precise WCET determination by abstract interpretation of pipeline models, 2004.

R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing et al., The worst-case execution-time problem-overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems (TECS), vol.7, issue.3, pp.1-53, 2008.

S. Wilhelm, Ecient Analysis of Pipeline Models for WCET Computation, WCET'05, 2007.