Skip to Main content Skip to Navigation
Conference papers

Design and Modeling of 8-Bit Successive Approximation Analog to Digital Converter

Abstract : This paper presents a functional design and modeling of a successive approximation analog to digital converter(SAR ADC). The SAR ADC is described in VHDL-AMS behavior models and transistor level circuit netlists using the 0.13μm technology and supply voltage equals to 1.2V. The system was simulated using a signal commercial simulator.
Document type :
Conference papers
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-02535544
Contributor : Lip6 Publications <>
Submitted on : Tuesday, April 7, 2020 - 4:20:51 PM
Last modification on : Thursday, April 9, 2020 - 1:22:35 AM

Identifiers

  • HAL Id : hal-02535544, version 1

Citation

Raouf Khalil, Mootaz Allam, Ramy Iskander, Marie-Minerve Louërat. Design and Modeling of 8-Bit Successive Approximation Analog to Digital Converter. Colloque GDR SOC-SIP : System-On-Chip, System-In-Package, Jun 2010, Paris, France. pp.1-2. ⟨hal-02535544⟩

Share

Metrics

Record views

5