State-of-the-Art and Future Directions of High-Performance All-Digital Frequency Synthesis in Nanometer CMOS, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.58, issue.7, pp.1497-1510, 2011. ,
A Modular All-Digital PLL Architecture Enabling Both 1-to-2GHz And 24-to-32GHz Operation In 65nm CMOS, IEEE International Solid-State Circuits Conference (ISSCC), pp.516-632, 2008. ,
A Design Procedure for All-Digital Phase-Locked Loop Based on a Charge-Pump Phase-Locked Loop Analogy, IEEE Transaction on Circuits And Systems -II, vol.54, issue.3, pp.247-251, 2007. ,
An Ultra-Low Power 1.7-2.7 GHz Fractional-N Sub-Sampling Digital Frequency Synthesizer and Modulator for IoT Applications in 40 nm CMOS, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.64, issue.5, pp.1094-1105, 2017. ,
A Mixed Mode Design Flow for Multi GHz ADPLLs, IEEE Nordic Circuits And Systems Conference (NORCAS) : NORCHIP, pp.1-4, 2011. ,
Linear Time-Variant Modeling and Analysis of All-Digital Phase-Locked Loops, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.59, pp.2495-2506, 2012. ,
Comparison of a 65 nm CMOS Ring-and LC-Oscillator Based PLL in Terms of TID and SEU Sensitivity, IEEE Transactions on Nuclear Science, vol.64, issue.1, pp.245-252, 2017. ,
Designers Guide to High Purity Oscillators, 2005. ,
A Digitally Controlled PLL for SoC Applications, IEEE Journal of Solid-State Circuits, vol.39, issue.5, pp.751-760, 2004. ,
Design and analysis of a portable high-speed clock generator, IEEE Transactions on Circuits and Systems II, vol.48, issue.4, pp.367-375, 2001. ,
An all-digital phase-locked loop for high-speed clock generation, IEEE Journal of Solid-State Circuits, vol.38, issue.2, pp.347-351, 2003. ,
Ring Oscillator Clocks and Margins, IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), pp.19-26, 2016. ,
A 242dB FOM and 75dBc-reference-spur ring-DCO-based all-digital PLL using a fast phase-error correction technique and a low-power optimal-threshold TDC, IEEE International Solid -State Circuits Conference (ISSCC), pp.396-398, 2018. ,
A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL In 65n SOI, IEEE Journal of Solid-State Circuits, vol.43, issue.1, pp.42-51, 2008. ,
A Study on 11 MHz-1537 MHz DCO Using Tri-State Inverter for DAB Application, IEEE Technical Conference, pp.1-5, 2009. ,
A Digitally Controlled Oscillator in a 65-nm CMOS Process for SoC Clock Generation, IEEE International Symposium on Circuits And Systems (ISCAS), pp.2845-2848, 2011. ,
URL : https://hal.archives-ouvertes.fr/hal-00683074
An Analytical Model Of The Oscillation Period For Tri-State Inverter Based DCO, IEEE International Conference on Microelectronics (ICM), pp.1-5, 2011. ,
URL : https://hal.archives-ouvertes.fr/hal-01522195
A Jitter and Power Analysis on DCO, IEEE Transactions on Circuits and Systems II, vol.58, pp.560-564, 2011. ,
The Designer's Guide to Jitter in Ring Oscillators, 2009. ,
Jitter and Phase Noise in Ring Oscillators, IEEE Journal of Solid-State Circuits, vol.34, issue.6, pp.790-804, 1999. ,
Impact of Supply Voltage Variations on Full Adder Delay: Analysis and Comparison, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.14, pp.1322-1335, 2006. ,
New Guideline of Vdd and Vth Scaling for 65nm Technology and Beyond, IEEE Symposium on VLSI technology, pp.164-165, 2004. ,
CMOS Circuit Design, Layout, and Simulation, 2005. ,
Design and Analysis of Saturated Ring Oscillators Based on the Random Mid-Point Voltage Concept, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.21, pp.1554-1557, 2013. ,
Truly Random Number Generator Based on a Ring Oscillator Utilizing Last Passage Time, IEEE Transactions on Circuits and Systems II, vol.61, issue.12, pp.937-941, 2014. ,
Jitter in Ring Oscillators, IEEE Journal of Solid-State Circuits, vol.32, issue.6, pp.870-879, 1997. ,
Analysis of Jitter in Phase-Locked Loops, IEEE Transactions on Circuits and Systems II, vol.49, issue.11, pp.704-711, 2002. ,
Phase Noise and Jitter in CMOS Ring Oscillators, IEEE Journal of Solid-State Circuits, vol.41, issue.8, pp.1803-1816, 2006. ,
Alpha-Power Law MOSFET Model and Its Applications to CMOS Inverter Delay and Other Formulas, IEEE Journal of Solid-State Circuits, vol.25, issue.2, pp.584-594, 1990. ,
Low Power Design Essentials, 2009. ,
A Method to Derive an Equation for the Oscillation Frequency of a Ring Oscillator, IEEE Transaction on Circuits And Systems -I, vol.50, issue.2, pp.259-264, 2003. ,
Oscillation Frequency in CML and ESCL Ring Oscillators, IEEE Transaction on Circuits And Systems -I, vol.48, issue.2, pp.210-214, 2001. ,
A Switching-Based Phase Noise Model for CMOS Ring Oscillators Based on Multiple Thresholds Crossing, IEEE Transactions on Circuits and Systems I, vol.57, issue.11, pp.2858-2869, 2010. ,
Minimum achievable phase noise of RC oscillators, IEEE Journal of Solid-State Circuits, vol.40, issue.3, pp.630-637, 2005. ,
A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance, SpringerPlus, vol.5, issue.1, pp.1-32, 2016. ,
Time-Domain Jitter Measurement Considerations for Low-Noise Oscillators, Texas Instruments, Application Report, 2015. ,
WavePro 7 Zi-A Series, 1.5 -6 GHz, 2017. ,
Phase Noise in Digital Frequency Dividers, IEEE Journal of Solid-State Circuits, vol.39, issue.5, pp.775-784, 2004. ,
Jitter analysis of digital frequency dividers in communication systems, IEEE International Frequency Control Symposium and Exposition, pp.169-173, 2004. ,