High-Level Synthesis Of Inverse Quantization And Transform Block For HEVC Decoder On FPGA

Ahmed Ben Atitallah (1, 2) , Manel Kammoun (1)

1 LETI - Laboratoire d'électronique et des technologies de l'Information [Sfax]
2 Jouf University

This paper presents an efficient High-level synthesis (HLS) hardware design to implement the Inverse Quantization and Transform (IQ/IT) for a High Efficiency Video Coding (HEVC) decoder. Using Xilinx Vivado HLS tool, different directives are applied to the IQ/IT C code to select the optimized hardware architecture in terms of area and clock cycles. This architecture is implemented in a SW/HW context for verification. In fact, it is connected to ARM Cortex-A9 processor using AXI stream interface and integrated on Xilinx Zynq ZC702 platform. Therefore, the experimental results show that the SW/HW design can only decode 240p@15fps with a gain of 8% in throughput and 74% in power consumption compared to SW implementation.

Mots clés: HEVC Decoder; IDCT; Inverse quantization; HW/SW design; FPGA

Domaines: Architectures Matérielles [cs.AR]; Systèmes embarqués

Ahmed Ben Atitallah, Manel Kammoun. High-Level Synthesis Of Inverse Quantization And Transform Block For HEVC Decoder On FPGA. International Journal of Scientific & Technology Research, 2020, 9 (3), pp.1924-1928. ⟨hal-02518373⟩