R. Wilhelm, T. Mitra, F. Mueller, I. Puaut, P. Puschner et al., The worst-case executiontime problem-overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems, vol.7, issue.3, 2008.

P. Cousot and R. Cousot, Basic concept of abstract interpretation, Building the Information Society, pp.359-366, 2004.

W. Sun, E. Jenn, and H. Cassé, Validating static WCET analysis: a method and its application, 19th International Workshop on Worst-Case Execution Time Analysis, 2019.

H. Cassé and P. Sainrat, Otawa, a framework for experimenting wcet computations, ERTS'03, 2006.

H. Herbegue, H. Cassé, M. Filali, and C. Rochange, Hardware architecture specification and constraint-based wcet computation, 8th IEEE International Symposium on Industrial Embedded Systems, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01148073

H. Cassé, F. Birée, and P. Sainrat, Multi-architecture value analysis for machine code, 13th International Workshop on Worst-Case Execution Time Analysis, 2013.

T. Ratsiambahotra, H. Cassé, and P. Sainrat, A versatile generator of instruction set simulators and disassemblers, 2009 International Symposium on Performance Evaluation of Computer & Telecommunication Systems, 2009.

X. Li, A. Roychoudhury, and T. Mitra, Modeling out-of-order processors for software timing analysis, 25th IEEE International Real-Time Systems Symposium (RTSS), 2004.

C. Rochange and P. Sainrat, A context-parameterized model for static analysis of execution times, Transactions on High-Performance Embedded Architectures and Compilers II, 2009.

W. Sun, E. Jenn, H. Cassé, and T. Carle, Automatic Identification of Timing Interferences on Multi-Core Processor in a Model-Based Approach, COMPAS, 2019.

, AURIX TC27x D-Step 32-Bit Single-Chip Microcontroller User's Manual V2, vol.2, pp.2014-2026

T. M. Tricore and . V1, 6 Microcontrollers User Manual

E. Díaz, E. Mezzetti, L. Kosmidis, J. Abella, and F. J. Cazorla, Modelling multicore contention on the aurix tm tc27x, Proceedings of the 55th Annual Design Automation Conference (DAC), 2018.

J. Harnisch, Predictable hardware: The aurix microcontroller family, 13th Workshop on Worst-Case Execution Time Analysis, 2013.

P. Cousot and R. Cousot, Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints, Proceedings of the 4th ACM symposium on Principles of programming languages, pp.238-252, 1977.

R. Sen and Y. Srikant, Executable analysis with circular linear progressions, Computer Science and Automation Indian . . . , Tech. Rep, 2007.

J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper, The mälardalen wcet benchmarks: Past, present and future, 10th International Workshop on Worst-Case Execution Time Analysis, 2010.

, Tricore 1 Pipeline Behaviour and Instruction Execution Timing V1, 2004.

W. Sun, H. Cassé, C. Rochange, H. Rihani, and C. Maïza, Using execution graphs to model a prefetch and write buffers and its application to the Bostan MPPA, International Conference on Embedded Real Time Software and Systems (ERTS), 2018.
URL : https://hal.archives-ouvertes.fr/hal-02441594

D. Hardy, B. Rouxel, and I. Puaut, The Heptane Static Worst-Case Execution Time Estimation Tool, 17th International Workshop on Worst-Case Execution Time Analysis, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01590444

X. Li, Y. Liang, T. Mitra, and A. Roychoudhury, Chronos: A timing analyzer for embedded software, Science of Computer Programming, vol.69, issue.1, pp.56-67, 2007.

N. Holsti and S. Saarinen, Status of the bound-t wcet tool, Space Systems Finland Ltd, 2002.

A. Prantl, M. Schordan, and J. Knoop, Tubound-a conceptually new tool for worst-case execution time analysis, WCET'08, 2008.

B. Lisper, Sweet -a tool for wcet flow analysis, Leveraging Applications of Formal Methods, Verification and Validation. Specialized Techniques and Applications, 2014.

S. Edgar and A. Burns, Statistical analysis of WCET for scheduling, Real-Time Systems Symposium, pp.215-224, 2001.